


Data Sheet August 14, 2008 FN6708.0

PWM DC/DC Voltage Regulator Controller

The ISL62870 IC is a Single-Phase Synchronous-Buck PWM voltage regulator featuring Intersil's Robust Ripple Regulator (R³) Technology $^{\text{TM}}$. The ISL62870 provides a low cost solution for compact high performance applications. The wide 3.3V to 25V input voltage range is ideal for systems that run on battery or AC adapter power sources. Resistor programmed output voltage setpoint and capacitor programmed soft-start delay allow for fast and easy implementation. Robust integrated MOSFET drivers and Schottky bootstrap diode reduce the implementation area and lower component cost.

Intersil's R³ Technology™ combines the best features of both fixed-frequency and hysteretic PWM control. The PWM frequency is 300kHz during static operation, becoming variable during changes in load, setpoint voltage, and input voltage when changing between battery and AC adapter power. The modulators ability to change the PWM switching frequency during these events in conjunction with external loop compensation produces superior transient response. For maximum efficiency, the converter automatically enters diode-emulation mode (DEM) during light-load conditions such as system standby.

Pinout



Features

Input Voltage Range: 3.3V to 25V

• Output Voltage Range: 0.5V to 3.3V

• Output Load to 30A

· Simple Resistor Programming for Output Voltage

• ±0.75% System Accuracy: -10°C to +100°C

· Capacitor Programming for Soft-Start Delay

• Fixed 300kHz PWM Frequency in Continuous Conduction

 External Compensation Affords Optimum Control Loop Tuning

Automatic Diode Emulation Mode for Highest Efficiency

 Integrated High-Current MOSFET Drivers and Schottky Boot-Strap Diode for Optimal Efficiency

· Choice of Overcurrent Detection Schemes

- Lossless Inductor DCR Current Sensing

- Precision Resistive Current Sensing

Power-Good Monitor for Soft-Start and Fault Detection

Fault Protection

- Undervoltage

- Overvoltage

- Overcurrent (DCR-Sense or Resistive-Sense Capability)

- Over-Temperature Protection

Fault Identification by PGOOD Pull-Down Resistance

· Pb-Free (RoHS Compliant)

Applications

· Mobile PC Graphical Processing Unit VCC Rail

Mobile PC I/O Controller Hub (ICH) VCC Rail

• Mobile PC Memory Controller Hub (GMCH) VCC Rail

Ordering Information

PART NUMBER (Note)	PART MARKING	TEMP RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG.#
ISL62870HRUZ	GAL	-10 to +100	16 Ld 2.6x1.8 μTQFN	L16.2.6x1.8A
ISL62870HRUZ-T*	GAL	-10 to +100	16 Ld 2.6x1.8 μTQFN	L16.2.6x1.8A

^{*}Please refer to TB347 for details on reel specifications.

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

FIGURE 1. SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM OF ISL62870

 \sim

intersil

Application Schematics




FIGURE 2. ISL62870 APPLICATION SCHEMATIC WITH DCR CURRENT SENSE




FIGURE 3. ISL62870 APPLICATION SCHEMATIC WITH RESISTOR CURRENT SENSE

Absolute Maximum Ratings

VCC, PVCC, PGOOD to GND0.3V to +7.0V
VCC, PVCC to PGND0.3V to +7.0V
GND to PGND0.3V to +0.3V
EN, VO, FB, OCSET, SREF0.3V to GND, VCC +0.3V
BOOT Voltage (VBOOT-GND)0.3V to 33V
BOOT To PHASE Voltage (VBOOT-PHASE)0.3V to 7V (DC)
-0.3V to 9V (<10ns)
PHASE Voltage
GND -8V (<20ns Pulse Width, 10µJ)
UGATE Voltage V _{PHASE} - 0.3V (DC) to V _{BOOT}
V _{PHASE} - 5V (<20ns Pulse Width, 10μJ) to V _{BOOT}
LGATE Voltage GND - 0.3V (DC) to VCC + 0.3V
GND - 2.5V (<20ns Pulse Width, 5µJ) to VCC + 0.3V

Thermal Information

Thermal Resistance (Typical, Note 1)	θ _{JA} (°C/W)
16 Ld μTQFN Package	84
Junction Temperature Range55°	°C to +150°C
Operating Temperature Range10°	°C to +100°C
Storage Temperature	°C to +150°C
Pb-Free Reflow Profile	ee link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

Recommended Operating Conditions

Ambient Temperature Range	10°C to +100°C
Converter Input Voltage to GND	3.3V to 25V
VCC, PVCC to GND	5V ±5%

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

Electrical Specifications

These specifications apply for T_A = -10°C to +100°C, unless otherwise stated. All typical specifications T_A = +25°C, VCC = 5V. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
VCC and PVCC							
VCC Input Bias Current	l _{vcc}	EN = 5V, VCC = 5V, FB = 0.55V, SREF <fb< td=""><td>-</td><td>1.1</td><td>1.5</td><td>mA</td></fb<>	-	1.1	1.5	mA	
VCC Shutdown Current	I _{VCCoff}	EN = GND, VCC = 5V	-	0.1	1.0	μΑ	
PVCC Shutdown Current	I _{PVCCoff}	EN = GND, PVCC = 5V	-	0.1	1.0	μΑ	
VCC POR THRESHOLD			'		•		
Rising VCC POR Threshold Voltage	V _{VCC_THR}		4.40	4.49	4.60	V	
Falling VCC POR Threshold Voltage	V _{VCC_THF}		4.10	4.22	4.35	V	
REGULATION			<u> </u>				
Reference Voltage	V _{REF(int)}		-	0.50	-	V	
System Accuracy		PWM Mode = CCM	-0.75	-	+0.75	%	
PWM			<u> </u>				
Switching Frequency	F _{SW}	PWM Mode = CCM	270	300	330	kHz	
vo			'		•		
VO Input Voltage Range	V _{VO}		0	-	3.6	V	
VO Input Impedance	R _{VO}	EN = 5V	-	600	-	kΩ	
VO Reference Offset Current	l _{voss}	V _{ENTHR} < EN, SREF = Soft-Start Mode	-	10	-	μΑ	
VO Input Leakage Current	I _{VOoff}	EN = GND, VO = 3.6V	-	.1	-	μΑ	
ERROR AMPLIFIER			'		•		
FB Input Bias Current	I _{FB}	EN = 5V, FB = 0.50V	-20	-	+50	nA	
SREF	<u>'</u>		<u>'</u>		•		
SREF Voltage	V _{SREF}		-	0.5	-	V	
Soft-Start Current	I _{SS}		10	20	30	μΑ	

FN6708.0 August 14, 2008

^{1.} θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379

Electrical Specifications

These specifications apply for T_A = -10°C to +100°C, unless otherwise stated. All typical specifications T_A = +25°C, VCC = 5V. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested. **(Continued)**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER GOOD						
PGOOD Pull-down Impedance	R _{PG_SS}	PGOOD = 5mA Sink	75	95	150	Ω
	R _{PG_UV}	PGOOD = 5mA Sink	75	95	150	Ω
	R _{PG_OV}	PGOOD = 5mA Sink	50	65	90	Ω
	R _{PG_OC}	PGOOD = 5mA Sink	25	35	50	Ω
PGOOD Leakage Current	I _{PG}	PGOOD = 5V	-	0.1	1.0	μΑ
PGOOD Maximum Sink Current (Note 2)	I _{PG_max}		-	5.0	-	mA
GATE DRIVER			·			
UGATE Pull-Up Resistance (Note 2)	R _{UGPU}	200mA Source Current	-	1.0	1.5	Ω
UGATE Source Current (Note 2)	lugsrc	UGATE - PHASE = 2.5V	-	2.0	-	Α
UGATE Sink Resistance (Note 2)	R _{UGPD}	250mA Sink Current	-	1.0	1.5	Ω
UGATE Sink Current (Note 2)	lugsnk	UGATE - PHASE = 2.5V	-	2.0	-	Α
LGATE Pull-Up Resistance (Note 2)	R _{LGPU}	250mA Source Current	-	1.0	1.5	Ω
LGATE Source Current (Note 2)	I _{LGSRC}	LGATE - GND = 2.5V	-	2.0	-	Α
LGATE Sink Resistance (Note 2)	R _{LGPD}	250mA Sink Current	-	0.5	0.9	Ω
LGATE Sink Current (Note 2)	I _{LGSNK}	LGATE - PGND = 2.5V	-	4.0	-	Α
UGATE to LGATE Deadtime	tugflgr	UGATE falling to LGATE rising, no load	-	21	-	ns
LGATE to UGATE Deadtime	t _{LGFUGR}	LGATE falling to UGATE rising, no load	-	21	-	ns
PHASE	1		-			
PHASE Input Impedance	R _{PHASE}		-	33	-	kΩ
BOOTSTRAP DIODE	1		-			
Forward Voltage	V _F	PVCC = 5V, I _F = 2mA	-	0.58	-	V
Reverse Leakage	I _R	V _R = 25V	-	0.2	-	μΑ
CONTROL INPUTS	1		-			
EN High Threshold Voltage	V _{ENTHR}		2.0	-	-	V
EN Low Threshold Voltage	V _{ENTHF}		-	-	1.0	V
EN Input Bias Current	I _{EN}	EN = 5V	1.5	2.0	2.5	μΑ
EN Leakage Current	I _{ENoff}	EN = GND	-	0.1	1.0	μΑ
PROTECTION	1		<u>'</u>			
OCP Threshold Voltage	V _{OCPTH}	V _{OCSET} - V _O	-1.75	-	1.75	mV
OCP Reference Current	I _{OCP}	EN = 5.0V	9.0	10	11	μΑ
OCSET Input Resistance	R _{OCSET}	EN = 5.0V	-	600	-	kΩ
OCSET Leakage Current	IOCSET	EN = GND	-	0	-	μA
UVP Threshold Voltage	V _{UVTH}	V _{FB} = %V _{SREF}	81	84	87	%
OVP Rising Threshold Voltage	V _{OVRTH}	V _{FB} = %V _{SREF}	113	116	120	%
OVP Falling Threshold Voltage	V _{OVFTH}	V _{FB} = %V _{SREF}	100	102	106	%
OTP Rising Threshold Temperature (Note 2)	T _{OTRTH}		-	150	-	°C
OTP Hysteresis (Note 2)	T _{OTHYS}		-	25	-	°C

NOTE:

2. Limits established by characterization and are not production tested.

Functional Pin Descriptions

GND (Pin 1)

IC ground for bias supply and signal reference.

EN (Pin 2)

Enable input for the IC. Pulling EN above the V_{ENTHR} rising threshold voltage initializes the soft-start sequence.

NC (Pins 3, 5)

No internal connection. Pins 3 and 5 should be connected to the GND pin.

SREF (Pin 4)

Soft-start programming capacitor input. Connects internally to the inverting input of the V_{SET} voltage setpoint amplifier.

PGOOD (Pin 6)

Power-good open-drain indicator output. This pin changes to high impedance when the converter is able to supply regulated voltage. The pull-down resistance between the PGOOD pin and the GND pin identifies which protective fault has shut down the regulator. See Table 1 on page 10.

FB (Pin 7)

Voltage feedback sense input. Connects internally to the inverting input of the control-loop error amplifier. The converter is in regulation when the voltage at the FB pin equals the voltage on the SREF pin. The control loop compensation network connects between the FB pin and the converter output. See Figure 8 on page 10.

VO (Pin 8)

Output voltage sense input for the R³ modulator. The VO pin also serves as the reference input for the overcurrent detection circuit. See Figure 5 on page 7.

OCSET (Pin 9)

Input for the overcurrent detection circuit. The overcurrent setpoint programming resistor ROCSET connects from this pin to the sense node. See "OVERCURRENT PROGRAMMING CIRCUIT" on page 7.

PHASE (Pin 10)

Return current path for the UGATE high-side MOSFET driver. VIN sense input for the R³ modulator. Inductor current polarity detector input. Connect to junction of output inductor, high-side MOSFET, and low-side MOSFET. See "Application Schematics" on page 3 (Figures 2 and 3).

UGATE (Pin 11)

High-side MOSFET gate driver output. Connect to the gate terminal of the high-side MOSFET of the converter.

BOOT (Pin 12)

Positive input supply for the UGATE high-side MOSFET gate driver. The BOOT pin is internally connected to the cathode

6

of the Schottky boot-strap diode. Connect an MLCC between the BOOT pin and the PHASE pin.

VCC (Pin 13)

Input for the IC bias voltage. Connect +5V to the VCC pin and decouple with at least a 1µF MLCC to the GND pin. See "Application Schematics" on page 3 (Figures 2 and 3).

PVCC (Pin 14)

Input for the LGATE and UGATE MOSFET driver circuits. The PVCC pin is internally connected to the anode of the Schottky boot-strap diode. Connect +5V to the PVCC pin and decouple with a 10µF MLCC to the PGND pin. See "Application Schematics" on page 3 (Figures 2 and 3).

LGATE (Pin 15)

Low-side MOSFET gate driver output. Connect to the gate terminal of the low-side MOSFET of the converter.

PGND (Pin 16)

Return current path for the LGATE MOSFET driver. Connect to the source of the low-side MOSFET.

Setpoint Reference Voltage

The 500mV output of the setpoint reference voltage (VSREF) appears at the SREF pin. This signal is the output of the current limited voltage follower that buffers an internal 500mV voltage reference (V_{RFF}.) The converter is in regulation when the voltage at the FB pin (VFB) equals the V_{SRFF} voltage at the SREF pin. Both of these pins are measured relative to the GND pin, not the PGND pin.

The feedback voltage-divider network consisting of offset resistor (R_{OES}) and loop-compensation resistor (R_{FB}) scale down the converter output voltage (VOUT) such that the voltage V_{FB} equals V_{SREF} when V_{OUT} equals the desired output voltage of the converter. The voltage-divider relation is given in Equation 1:

$$V_{FB} = V_{OUT} \cdot \frac{R_{OFS}}{R_{FB} + R_{OFS}}$$
 (EQ. 1)

Where:

- V_{FB} = V_{SRFF}
- RFB is the loop-compensation feedback resistor that connects from the FB pin to the converter output
- ROFS is the voltage-scaling programming resistor that connects from the FB pin to the GND pin

The value of offset resistor R_{OFS} must be recalculated whenever the value of loop-compensation resistor R_{FB} has been changed. Calculation of ROFS is written as shown in Equation 2:

$$R_{OFS} = \frac{V_{SREF} \cdot R_{FB}}{V_{OUT} - V_{SREF}}$$
 (EQ. 2)

intersil FN6708.0 August 14, 2008




FIGURE 4. ISL62870 VOLTAGE PROGRAMMING CIRCUIT

Soft-Start Delay

Circuit Description

When the voltage on the VCC pin has ramped above the rising power-on reset voltage $V_{VCC_THR},$ and the voltage on the EN pin has increased above the rising enable threshold voltage $V_{ENTHR},$ the SREF pin releases its discharge clamp, and enables the reference amplifier $V_{SET}.$ The soft-start current I_{SS} is limited to $20\mu A$ and is sourced out of the SREF pin and charges capacitor C_{SOFT} until V_{SREF} equals $V_{REF}.$ The regulator controls the PWM such that the voltage on the FB pin tracks the rising voltage on the SREF pin. The elapsed time from when the EN pin is asserted to when V_{SREF} has charged C_{SOFT} to V_{REF} is called the soft-start delay t_{SS} which is given by Equation 3:

$$t_{SS} = \frac{V_{SREF} \cdot C_{SOFT}}{I_{SS}}$$
 (EQ. 3)

Where:

- I_{SS} is the soft-start current source at the 20µA limit
- V_{SREF} is the buffered V_{REF} reference voltage

The end of soft-start is detected by I_{SS} tapering off when capacitor C_{SOFT} charges to V_{REF} . The internal SSOK flag is set, the PGOOD pin goes high, and diode emulation mode (DEM) is enabled.

Component Selection For C_{SOFT} Capacitor

Choosing the C_{SOFT} capacitor to meet the requirements of a particular soft-start delay t_{SS} is calculated using Equation 4, which is written as follows:

$$C_{SOFT} = \frac{t_{SS} \cdot l_{SS}}{V_{SREF}}$$
 (EQ. 4)

Where:

- t_{SS} is the soft-start delay
- I_{SS} is the 20μA soft-start current source at the 20μA limit
- V_{SREF} is the buffered V_{REF} reference voltage

Fault Protection

Overcurrent

The overcurrent protection (OCP) setpoint is programmed with resistor R_{OCSET} , which is connected across the OCSET and PHASE pins. Resistor R_{O} is connected between the VO pin and the actual output voltage of the converter. During normal operation, the VO pin is a high impedance path, therefore there is no voltage drop across R_{O} . The value of resistor R_{O} should always match the value of resistor R_{OCSET} .




FIGURE 5. OVERCURRENT PROGRAMMING CIRCUIT

Figure 5 shows the overcurrent set circuit. The inductor consists of inductance L and the DC resistance DCR. The inductor DC current I_L creates a voltage drop across DCR, which is given by Equation 5:

$$V_{DCR} = I_I \cdot DCR$$
 (EQ. 5)

The I_{OCSET} current source sinks 10μA into the OCSET pin, creating a DC voltage drop across the resistor R_{OCSET}, which is given by Equation 6:

$$V_{ROCSET} = 10\mu A \cdot R_{OCSET}$$
 (EQ. 6)

The DC voltage difference between the OCSET pin and the VO pin, which is given by Equation 7:

$$V_{OCSET} - V_{VO} = V_{DCR} - V_{ROCSET} = I_L \cdot DCR - I_{OCSET} \cdot R_{OCSET}$$
(EQ. 7)

The IC monitors the voltage of the OCSET pin and the VO pin. When the voltage of the OCSET pin is higher than the voltage of the VO pin for more than $10\mu s$, an OCP fault latches the converter off.

Component Selection For ROCSET and CSEN

The value of R_{OCSET} is calculated with Equation 8 which is written as follows:

$$R_{OCSET} = \frac{I_{OC} \cdot DCR}{I_{OCSET}}$$
 (EQ. 8)

Where:

- R_{OCSET} (Ω) is the resistor used to program the overcurrent setpoint
- I_{OC} is the output DC load current that will activate the OCP fault detection circuit
- DCR is the inductor DC resistance

For example, if I_{OC} is 20A and DCR is 4.5m Ω , the choice of R_{OCSFT} is = $20Ax4.5m\Omega/10\mu A = 9k\Omega$.

Resistor ROCSET and capacitor CSEN form an R-C network to sense the inductor current. To sense the inductor current correctly not only in DC operation, but also during dynamic operation, the R-C network time constant ROCSET CSEN needs to match the inductor time constant L/DCR. The value of CSEN is then written as follows:

$$C_{SEN} = \frac{L}{R_{OCSET} \cdot DCR}$$
 (EQ. 9)

For example, if L is 1.5 μ H, DCR is 4.5m Ω , and R_{OCSET} is $9k\Omega$, the choice of $C_{SEN} = 1.5\mu H/(9k\Omega x 4.5m\Omega) = 0.037\mu F$.

When an OCP fault is declared, the PGOOD pin will pull-down to 35Ω and latch off the converter. The fault will remain latched until the EN pin has been pulled below the falling EN threshold voltage V_{ENTHF} or if VCC has decayed below the falling POR threshold voltage V_{VCC THF}

Overvoltage

The OVP fault detection circuit triggers after the FB pin voltage is above the rising overvoltage threshold VOVRTH for more than 2µs. For example, if the converter is programmed to regulate 1.0V at the FB pin, that voltage would have to rise above the typical V_{OVRTH} threshold of 116% for more than 2µs in order to trip the OVP fault latch. In numerical terms, that would be 116% x 1.0V = 1.16V. When an OVP fault is declared, the PGOOD pin will pull-down to 65Ω and latch-off the converter. The OVP fault will remain latched until VCC has decayed below the falling POR threshold voltage V_{VCC THF}. An OVP fault cannot be reset by pulling the EN pin below the falling EN threshold voltage V_{ENTHE}.

Although the converter has latched-off in response to an OVP fault, the LGATE gate-driver output will retain the ability to toggle the low-side MOSFET on and off, in response to the output voltage transversing the VOVRTH and VOVFTH thresholds. The LGATE gate-driver will turn-on the low-side MOSFET to discharge the output voltage, protecting the load. The LGATE gate-driver will turn-off the low-side MOSFET once the FB pin voltage is lower than the falling overvoltage threshold V_{OVRTH} for more than 2µs. The falling overvoltage threshold V_{OVFTH} is typically 102%. That means if the FB pin voltage falls below 102% x 1.0V = 1.02V, for more than $2\mu s$, the LGATE gate-driver will turn off the low-side MOSFET. If the output voltage rises again, the LGATE driver will again turn on the low-side MOSFET when the FB pin voltage is above the rising overvoltage threshold VOVRTH for more than 2µs. By doing so, the IC protects the load when there is a consistent overvoltage condition.

Undervoltage

The UVP fault detection circuit triggers after the FB pin voltage is below the undervoltage threshold V_{UVTH} for more than 2µs. For example, if the converter is programmed to regulate 1.0V at the FB pin, that voltage would have to fall

below the typical V_{UVTH} threshold of 84% for more than 2µs in order to trip the UVP fault latch. In numerical terms, that would be 84% x 1.0V = 0.84V. When a UVP fault is declared, the PGOOD pin will pull-down to 95Ω and latch-off the converter. The fault will remain latched until the EN pin has been pulled below the falling EN threshold voltage VENTHF or if VCC has decayed below the falling POR threshold voltage V_{VCC THF}.

Over-Temperature

When the temperature of the IC increases above the rising threshold temperature TOTRTH, it will enter the OTP state that suspends the PWM, forcing the LGATE and UGATE gate-driver outputs low. The status of the PGOOD pin does not change nor does the converter latch-off. The PWM remains suspended until the IC temperature falls below the hysteresis temperature TOTHYS, at which time normal PWM operation resumes. The OTP state can be reset if the EN pin is pulled below the falling EN threshold voltage V_{ENTHF} or if VCC has decayed below the falling POR threshold voltage V_{VCC THF}. All other protection circuits remain functional while the IC is in the OTP state. It is likely that the IC will detect an UVP fault because in the absence of PWM, the output voltage decays below the undervoltage threshold V_{UVTH} .

Theory of Operation

The modulator features Intersil's R³ Robust-Ripple Regulator technology, a hybrid of fixed frequency PWM control and variable frequency hysteretic control. The PWM frequency is maintained at 300kHz under static continuous conduction mode operation within the entire specified envelope of input voltage, output voltage, and output load. If the application should experience a rising load transient and/or a falling line transient such that the output voltage starts to fall, the modulator will extend the on-time and/or reduce the off-time of the PWM pulse in progress. Conversely, if the application should experience a falling load transient and/or a rising line transient such that the output voltage starts to rise, the modulator will truncate the on-time and/or extend the off-time of the PWM pulse in progress. The period and duty cycle of the ensuing PWM pulses are optimized by the R³ modulator for the remainder of the transient and work in concert with the error amplifier V_{FRR} to maintain output voltage regulation. Once the transient has dissipated and the control loop has recovered, the PWM frequency returns to the nominal static 300kHz.

Modulator

The ${\sf R}^3$ modulator synthesizes an AC signal ${\sf V}_{\sf R}$, which is an analog representation of the output inductor ripple current. The duty-cycle of V_R is the result of charge and discharge current through a ripple capacitor C_R. The current through C_R is provided by a transconductance amplifier g_m that measures the input voltage (V_{IN}) at the PHASE pin and

int<u>ersil</u> FN6708.0 August 14, 2008

output voltage (V_{OUT}) at the VO pin. The positive slope of V_{R} can be written as Equation 10:

$$V_{RPOS} = (g_m) \cdot (V_{IN} - V_{OUT}) / C_R$$
 (EQ. 10)

The negative slope of $V_{\mbox{\scriptsize R}}$ can be written as Equation 11:

$$V_{RNEG} = g_{m} \cdot V_{OUT} / C_{R}$$
 (EQ. 11)

Where g_{m} is the gain of the transconductance amplifier.

A window voltage V_W is referenced with respect to the error amplifier output voltage V_{COMP} , creating an envelope into which the ripple voltage V_R is compared. The amplitude of V_W is controlled internally by the IC. The V_R , V_{COMP} , and V_W signals feed into a window comparator in which V_{COMP} is the lower threshold voltage and V_W is the higher threshold voltage. Figure 6 shows PWM pulses being generated as V_R traverses the V_W and V_{COMP} thresholds. The PWM switching frequency is proportional to the slew rates of the positive and negative slopes of V_{R_1} , it is inversely proportional to the voltage between V_W and V_{COMP} .




FIGURE 6. MODULATOR WAVEFORMS DURING LOAD TRANSIENT

Synchronous Rectification

A standard DC/DC buck regulator uses a free-wheeling diode to maintain uninterrupted current conduction through the output inductor when the high-side MOSFET switches off for the balance of the PWM switching cycle. Low conversion efficiency as a result of the conduction loss of the diode makes this an unattractive option for all but the lowest current applications. Efficiency is dramatically improved when the free-wheeling diode is replaced with a MOSFET that is turned on whenever the high-side MOSFET is turned off. This modification to the standard DC/DC buck regulator is referred to as synchronous rectification, the topology implemented by the ISL62870 controller.

Diode Emulation

The polarity of the output inductor current is defined as positive when conducting *away* from the phase node, and defined as

negative when conducting *towards* the phase node. The DC component of the inductor current is positive, but the AC component known as the ripple current, can be either positive or negative. Should the sum of the AC and DC components of the inductor current remain positive for the entire switching period, the converter is in continuous-conduction-mode (CCM.) However, if the inductor current becomes negative or zero, the converter is in discontinuous-conduction-mode (DCM.)

Unlike the standard DC/DC buck regulator, the synchronous rectifier can sink current from the output filter inductor during DCM, reducing the light-load efficiency with unnecessary conduction loss as the low-side MOSFET sinks the inductor current. The ISL62870 controller avoids the DCM conduction loss by making the low-side MOSFET emulate the current blocking behavior of a diode. This smart-diode operation called diode-emulation-mode (DEM) is triggered when the negative inductor current produces a positive voltage drop across the r_{DS(ON)} of the low-side MOSFET for eight consecutive PWM cycles while the LGATE pin is high. The converter will exit DEM on the next PWM pulse after detecting a negative voltage across the r_{DS(ON)} of the low-side MOSFET.

It is characteristic of the ${\sf R}^3$ architecture for the PWM switching frequency to decrease while in DCM, increasing efficiency by reducing unnecessary gate-driver switching losses. The extent of the frequency reduction is proportional to the reduction of load current. Upon entering DEM, the PWM frequency is forced to fall approximately 30% by forcing a similar increase of the window voltage V_W . This measure is taken to prevent oscillating between modes at the boundary between CCM and DCM. The 30% increase of V_W is removed upon exit of DEM, forcing the PWM switching frequency to jump back to the nominal CCM value.

Power-On Reset

The IC is disabled until the voltage at the VCC pin has increased above the rising power-on reset (POR) threshold voltage V_{VCC_THR} . The controller will become disabled when the voltage at the VCC pin decreases below the falling POR threshold voltage V_{VCC_THF} . The POR detector has a noise filter of approximately $1\mu s$.

VIN and PVCC Voltage Sequence

Prior to pulling EN above the V_{ENTHR} rising threshold voltage, the following criteria must be met:

- 1. V_{PVCC} is at least equivalent to the VCC rising power-on reset voltage V_{VCC_THR}
- 2. V_{VIN} must be 3.3V or the minimum required by the application.

Start-Up Timing

Once VCC has ramped above V_{VCC_THR} , the controller can be enabled by pulling the EN pin voltage above the input high threshold V_{ENTHR} . Approximately 20µs later, the voltage at the SREF pin begins slewing to the designated VID set-point. The

FN6708.0
August 14, 2008

converter output voltage at the FB feedback pin follows the voltage at the SREF pin. During soft-start, the regulator always operates in CCM until the soft-start sequence is complete.

PGOOD Monitor

The PGOOD pin indicates when the converter is capable of supplying regulated voltage. The PGOOD pin is an undefined impedance if the VCC pin has not reached the rising POR threshold $V_{\mbox{\scriptsize VCC_THR}},$ or if the VCC pin is below the falling POR threshold $V_{\mbox{\scriptsize VCC_THF}}.$ The PGOOD pull-down resistance corresponds to a specific protective fault, thereby reducing troubleshooting time and effort. Table 1 maps the pull-down resistance of the PGOOD pin to the corresponding fault status of the controller.

TABLE 1. PGOOD PULL-DOWN RESISTANCE

CONDITION	PGOOD RESISTANCE		
VCC Below POR	Undefined		
Soft-Start or Undervoltage	95Ω		
Overvoltage	65Ω		
Overcurrent	35Ω		

LGATE and UGATE MOSFET Gate-Drivers

The LGATE pin and UGATE pins are MOSFET driver outputs. The LGATE pin drives the low-side MOSFET of the converter while the UGATE pin drives the high-side MOSFET of the converter.

The LGATE driver is optimized for low duty-cycle applications where the low-side MOSFET experiences long conduction times. In this environment, the low-side MOSFETs require exceptionally low $r_{DS(ON)}$ and tend to have large parasitic charges that conduct transient currents within the devices in response to high dv/dt switching present at the phase node. The drain-gate charge in particular can conduct sufficient current through the driver pull-down resistance that the $V_{GS(th)}$ of the device can be exceeded and turned on. For this reason, the LGATE driver has been designed with low pull-down resistance and high sink current capability to ensure clamping the MOSFETs gate voltage below $V_{GS(th)}$.

Adaptive Shoot-Through Protection

Adaptive shoot-through protection prevents a gate-driver output from turning on until the opposite gate-driver output has fallen below approximately 1V. The dead-time shown in Figure 7 is extended by the additional period that the falling gate voltage remains above the 1V threshold. The high-side gate-driver output voltage is measured across the UGATE and PHASE pins while the low-side gate-driver output voltage is measured across the LGATE and PGND pins. The power for the LGATE gate-driver is sourced directly from the PVCC pin. The power for the UGATE gate-driver is supplied by a boot-strap capacitor connected across the BOOT and PHASE pins. The capacitor is charged each time the phase node voltage falls a diode drop below PVCC, such as when the low-side MOSFET is turned on.




FIGURE 7. GATE DRIVER ADAPTIVE SHOOT-THROUGH

Compensation Design

Figure 8 shows the recommended Type-II compensation circuit. The FB pin is the inverting input of the error amplifier. The COMP signal, the output of the error amplifier, is inside the chip and unavailable to users. C_{INT} is a 100pF capacitor integrated inside the IC, connecting across the FB pin and the COMP signal. R_{FB} , R_{COMP} , C_{COMP} and C_{INT} form the Type-II compensator. The frequency domain transfer function is given by Equation 12:

$$G_{COMP}(s) = \frac{1 + s \cdot (R_{FB} + R_{COMP}) \cdot C_{COMP}}{s \cdot R_{FB} \cdot C_{INT} \cdot (1 + s \cdot R_{COMP} \cdot C_{COMP})}$$
(EQ. 12)




FIGURE 8. COMPENSATION REFERENCE CIRCUIT

The LC output filter has a double pole at its resonant frequency that causes rapid phase change. The R³ modulator used in the IC makes the LC output filter resemble a first order system in which the closed loop stability can be achieved with the recommended Type-II compensation network. Intersil provides a PC-based tool that can be used to calculate compensation network component values and help simulate the loop frequency response.

General Application Design Guide

This design guide is intended to provide a high-level explanation of the steps necessary to design a single-phase power converter. It is assumed that the reader is familiar with

intersil FN6708.0
August 14, 2008

many of the basic skills and techniques referenced in the following. In addition to this guide, Intersil provides complete reference designs that include schematics, bills of materials, and example board layouts.

Selecting the LC Output Filter

The duty cycle of an ideal buck converter is a function of the input and the output voltage. This relationship is written as shown in Equation 13:

$$D = \frac{V_O}{V_{IN}}$$
 (EQ. 13)

The output inductor peak-to-peak ripple current is written as shown in Equation 14:

$$I_{P-P} = \frac{V_O \cdot (1-D)}{F_{SW} \cdot L}$$
 (EQ. 14)

A typical step-down DC/DC converter will have an Ip-p of 20% to 40% of the maximum DC output load current. The value of Ip_p is selected based upon several criteria, such as MOSFET switching loss, inductor core loss, and the resistive loss of the inductor winding. The DC copper loss of the inductor can be estimated using Equation 15:

$$P_{COPPER} = I_{LOAD}^2 \cdot DCR$$
 (EQ. 15)

Where I_{I OAD} is the converter output DC current.

The copper loss can be significant so attention has to be given to the DCR selection. Another factor to consider when choosing the inductor is its saturation characteristics at elevated temperature. A saturated inductor could cause destruction of circuit components, as well as nuisance OCP faults.

A DC/DC buck regulator must have output capacitance Co into which ripple current I_{P-P} can flow. Current I_{P-P} develops a corresponding ripple voltage V_{P-P} across C_O, which is the sum of the voltage drop across the capacitor ESR and of the voltage change stemming from charge moved in and out of the capacitor. These two voltages are written as Equations 16 and 17:

$$\Delta V_{ESR} = I_{P-P} \cdot ESR \tag{EQ. 16}$$

$$\Delta V_{C} = \frac{I_{P-P}}{8 \cdot C_{O} \cdot F_{SW}}$$
 (EQ. 17)

If the output of the converter has to support a load with high pulsating current, several capacitors will need to be paralleled to reduce the total ESR until the required V_{P-P} is achieved. The inductance of the capacitor can cause a brief voltage dip if the load transient has an extremely high slew rate. Low inductance capacitors should be considered. A capacitor dissipates heat as a function of RMS current and frequency. Be sure that IP-P is shared by a sufficient quantity of paralleled capacitors so that they operate below the maximum rated RMS current at F_{SW}. Take into account that the rated value of a capacitor can fade as much as 50% as the DC voltage across it increases.

11

Selection of the Input Capacitor

The important parameters for the bulk input capacitance are the voltage rating and the RMS current rating. For reliable operation, select bulk capacitors with voltage and current ratings above the maximum input voltage and capable of supplying the RMS current required by the switching circuit. Their voltage rating should be at least 1.25 times greater than the maximum input voltage, while a voltage rating of 1.5 times is a preferred rating. Figure 9 is a graph of the input RMS ripple current, normalized relative to output load current, as a function of duty cycle that is adjusted for converter efficiency. The ripple current calculation is written as expressed in Equation 18:

$$I_{IN_RMS} = \frac{\sqrt{(I_{MAX}^2 \cdot (D - D^2)) + (x \cdot I_{MAX}^2 \cdot \frac{D}{12})}}{I_{MAX}}$$
 (EQ. 18)

Where:

- I_{MAX} is the maximum continuous I_{I OAD} of the converter
- x is a multiplier (0 to 1) corresponding to the inductor peak-to-peak ripple amplitude expressed as a percentage of I_{MAX} (0% to 100%)
- D is the duty cycle that is adjusted to take into account the efficiency of the converter

Duty cycle is written as expressed in Equation 19:

$$D = \frac{V_0}{V_{IN} \cdot EFF}$$
 (EQ. 19)

In addition to the bulk capacitance, some low ESL ceramic capacitance is recommended to decouple between the drain of the high-side MOSFET and the source of the low-side MOSFET.




FIGURE 9. NORMALIZED RMS INPUT CURRENT FOR x = 0.8

Selecting The Bootstrap Capacitor

Adding an external capacitor across the BOOT and PHASE pins completes the bootstrap circuit. We selected the bootstrap capacitor breakdown voltage to be at least 10V. Although the theoretical maximum voltage of the capacitor is PVCC - VDIODE (voltage drop across the boot diode), large excursions below ground by the PHASE node requires that

int<u>ersil</u> FN6708.0 August 14, 2008 we select a capacitor with at least a breakdown rating of 10V. The bootstrap capacitor can be chosen from Equation 20:

$$C_{BOOT} \ge \frac{Q_{GATE}}{\Delta V_{BOOT}}$$
 (EQ. 20)

Where:

- Q_{GATE} is the amount of gate charge required to fully charge the gate of the upper MOSFET
- ΔV_{BOOT} is the maximum decay across the BOOT capacitor

As an example, suppose an upper MOSFET has a gate charge, Q_{GATE} , of 25nC at 5V and also assume the droop in the drive voltage over a PWM cycle is 200mV. One will find that a bootstrap capacitance of at least $0.125\mu F$ is required. The next larger standard value capacitance is $0.15\mu F$. A good quality ceramic capacitor such as X7R or X5R is recommended.




FIGURE 10. BOOTSTRAP CAPACITANCE vs BOOT RIPPLE VOLTAGE

Driver Power Dissipation

Switching power dissipation in the driver is mainly a function of the switching frequency and total gate charge of the selected MOSFETs. Calculating the power dissipation in the driver for a desired application is critical to ensuring safe operation. Exceeding the maximum allowable power dissipation level will push the IC beyond the maximum recommended operating junction temperature of +125°C. When designing the application, it is recommended that the following calculation be performed to ensure safe operation at the desired frequency for the selected MOSFETs. The power dissipated by the drivers is approximated using Equation 21:

$$P = F_{sw}(1.5V_{U}Q_{II} + V_{L}Q_{I}) + P_{L} + P_{U}$$
 (EQ. 21)

Where:

- F_{SW} is the switching frequency of the PWM signal

12

- V_U is the upper gate driver bias supply voltage
- V_I is the lower gate driver bias supply voltage

- Q_U is the charge to be delivered by the upper driver into the gate of the MOSFET and discrete capacitors
- Q_L is the charge to be delivered by the lower driver into the gate of the MOSFET and discrete capacitors
- PI is the quiescent power consumption of the lower driver
- PU is the quiescent power consumption of the upper driver

MOSFET Selection and Considerations

Typically, a MOSFET cannot tolerate even brief excursions beyond their maximum drain to source voltage rating. The MOSFETs used in the power stage of the converter should have a maximum V_{DS} rating that exceeds the sum of the upper voltage tolerance of the input power source and the voltage spike that occurs when the MOSFET switches off.




FIGURE 11. POWER DISSIPATION vs FREQUENCY

There are several power MOSFETs readily available that are optimized for DC/DC converter applications. The preferred high-side MOSFET emphasizes low switch charge so that the device spends the least amount of time dissipating power in the linear region. Unlike the low-side MOSFET, which has the drain-source voltage clamped by its body diode during turn-off, the high-side MOSFET turns off with $V_{\mbox{\footnotesize{IN}}}$ - $V_{\mbox{\footnotesize{OUT}}}$, plus the spike, across it. The preferred low-side MOSFET emphasizes low $r_{\mbox{\footnotesize{DS}}(\mbox{\footnotesize{ON}})}$ when fully saturated to minimize conduction loss.

For the low-side MOSFET, (LS), the power loss can be assumed to be conductive only and is written as Equation 22:

$$P_{CON_LS} \approx I_{LOAD}^{2} \cdot r_{DS(ON)_LS} \cdot (1 - D)$$
 (EQ. 22)

For the high-side MOSFET, (HS), its conduction loss is written as Equation 23:

$$P_{CON_HS} = I_{LOAD}^{2} \cdot r_{DS(ON)_HS} \cdot D$$
 (EQ. 23)

For the high-side MOSFET, its switching loss is written as Equation 24:

$$\mathsf{P}_{\mathsf{SW_HS}} = \frac{\mathsf{V}_{\mathsf{IN}} \cdot \mathsf{I}_{\mathsf{VALLEY}} \cdot \mathsf{t}_{\mathsf{ON}} \cdot \mathsf{F}_{\mathsf{SW}}}{2} + \frac{\mathsf{V}_{\mathsf{IN}} \cdot \mathsf{I}_{\mathsf{PEAK}} \cdot \mathsf{t}_{\mathsf{OFF}} \cdot \mathsf{F}_{\mathsf{SW}}}{2} \tag{EQ. 24}$$

Where:

- I_{VALLEY} is the difference of the DC component of the inductor current minus 1/2 of the inductor ripple current
- IPEAK is the sum of the DC component of the inductor current plus 1/2 of the inductor ripple current
- t_{ON} is the time required to drive the device into saturation
- t_{OFF} is the time required to drive the device into cut-off

Layout Considerations

The IC, analog signals, and logic signals should all be on the same side of the PCB, located away from powerful emission sources. The power conversion components should be arranged in a manner similar to the example in Figure 12 where the area enclosed by the current circulating through the input capacitors, high-side MOSFETs, and low-side MOSFETs is as small as possible and all located on the same side of the PCB. The power components can be located on either side of the PCB relative to the IC.




FIGURE 12. TYPICAL POWER COMPONENT PLACEMENT

Signal Ground

The GND pin is the signal-common also known as analog ground of the IC. When laying out the PCB, it is very important that the connection of the GND pin to the bottom feedback voltage-divider resistor and the C_{SOFT} capacitor be made as close as possible to the GND pin on a conductor not shared by any other components.

In addition to the critical single point connection discussed in the previous paragraph, the ground plane layer of the PCB should have a single-point-connected island located under the area encompassing the IC, feedback voltage divider, compensation components, C_{SOFT} capacitor, and the interconnecting traces among the components and the IC. The island should be connected using several filled vias to the rest of the ground plane layer at one point that is not in the path of either large static currents or high di/dt currents. The single connection point should also be where the VCC decoupling capacitor and the GND pin of the IC are connected.

Power Ground

Anywhere not within the analog-ground island is Power Ground.

VCC AND PVCC PINS

Place the decoupling capacitors as close as practical to the IC. In particular, the PVCC decoupling capacitor should have a very short and wide connection to the PGND pin. The VCC decoupling capacitor should not share any vias with the PVCC decoupling capacitor.

EN AND PGOOD PINS

These are logic signals that are referenced to the GND pin. Treat as a typical logic signal.

OCSET AND VO PINS

The current-sensing network consisting of R_{OCSET} , R_{O} , and C_{SEN} needs to be connected to the inductor pads for accurate measurement of the DCR voltage drop. These components however, should be located physically close to the OCSET and VO pins with traces leading back to the inductor. It is critical that the traces are shielded by the ground plane layer all the way to the inductor pads. The procedure is the same for resistive current sense.

FB AND SREF PINS

The input impedance of these pins is high, making it critical to place the loop compensation components, feedback voltage divider resistors, and C_{SOFT} capacitor close to the IC, keeping the length of the traces short.

LGATE, PGND, UGATE, BOOT, AND PHASE PINS

The signals going through these traces are high dv/dt and high di/dt, with high peak charging and discharging current. The PGND pin can only flow current from the gate-source charge of the low-side MOSFETs when LGATE goes low. Ideally, route the trace from the LGATE pin in parallel with the trace from the PGND pin; route the trace from the UGATE pin in parallel with the trace from the PHASE pin, and route the trace from the BOOT pin in parallel with the trace from the PHASE pin. These pairs of traces should be short, wide, and away from other traces with high input impedance; weak signal traces should not be in proximity with these traces on any layer.

Copper Size for the Phase Node

The parasitic capacitance and parasitic inductance of the phase node should be kept very low to minimize ringing. It is best to limit the size of the PHASE node copper in strict accordance with the current and thermal management of the application. An MLCC should be connected directly across the drain of the upper MOSFET and the source of the lower MOSFET to suppress the turn-off voltage spike.

intersil FN6708.0
August 14, 2008

Typical Performance




FIGURE 13. EFFICIENCY AT V_{OUT} = 1.1V




FIGURE 14. LOAD REGULATION AT $V_{OUT} = 1.1V$








FIGURE 15. SWITCHING FREQUENCY AT $V_{OUT} = 1.1V$









LOAD = $50m\Omega$

Typical Performance (Continued)




FIGURE 19. SHUT-DOWN, $V_{IN} = 12.6 V$, $V_{OUT} = 1.05 V$, LOAD = OPEN-CIRCUIT




FIGURE 20. CCM STEADY-STATE OPERATION, $V_{IN} = 12.6V$, $V_{OUT} = 1.0V$, $I_{OUT} = 10A$




FIGURE 21. DCM STEADY-STATE OPERATION, $V_{IN} = 12.6V$, $V_{OUT} = 1.0V$, $I_{OUT} = 3A$




FIGURE 22. CCM LOAD TRANSIENT RESPONSE $V_{IN} = 12.6V$, $V_{OUT} = 1.0V$







FIGURE 23. DCM LOAD TRANSIENT RESPONSE $V_{IN} = 12.6V$, $V_{OUT} = 1.0V$


Ultra Thin Quad Flat No-Lead Plastic Package (UTQFN)







NX (b) (A1)
SECTION "C-C"



L16.2.6x1.8A 16 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE

	MILLIMETERS			
SYMBOL	MIN	NOMINAL	MAX	NOTES
А	0.45	0.50	0.55	-
A1	-	-	0.05	-
А3		0.127 REF		-
b	0.15	0.20	0.25	5
D	2.55	2.60	2.65	-
E	1.75	1.80	1.85	-
е	0.40 BSC			-
L	0.35	0.40	0.45	-
L1	0.45	0.50	0.55	-
N	16			2
Nd	4			3
Ne	4			3
θ	0	-	12	4

Rev. 4 8/06

NOTES:

- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- 3. Nd and Ne refer to the number of terminals on D and E side, respectively.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Maximum package warpage is 0.05mm.
- 8. Maximum allowable burrs is 0.076mm in all directions.
- 9. JEDEC Reference MO-255.
- For additional information, to assist with the PCB Land Pattern Design effort, see Intersil Technical Brief TB389.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

TERMINAL TIP

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com