

#### Data Sheet

#### December 6, 2007

## FN6386.2

# Automotive Grade TFT-LCD DC/DC with Integrated Amplifiers

The ISL78020 and ISL78022 integrate a high performance boost regulator with 2 LDO controllers for V<sub>ON</sub> and V<sub>OFF</sub>, a V<sub>ON</sub>-slice circuit with adjustable delay and either one (ISL78020) or five (ISL78022) amplifiers for V<sub>COM</sub> and V<sub>GAMMA</sub> applications.

The boost converter in the ISL78020 and ISL78022 is a current mode PWM type integrating an 18V N-Channel MOSFET. Operating at 1.2MHz, this boost converter can operate in either P-Mode for superior transient response, or in PI-Mode for tighter output regulation.

Using external low-cost transistors, the LDO controllers provide tight regulation for V\_ON, V\_OFF, as well as providing start-up sequence control and fault protection.

The amplifiers are ideal for V<sub>COM</sub> and V<sub>GAMMA</sub> applications, with 150mA peak output current drive, 12MHz bandwidth, and 12V/ $\mu$ s slew rate. All inputs and outputs are rail-to-rail.

Available in a 32 Ld TQFP (7mmx7mm) Pb-free package, the ISL78020, ISL78022 are specified for operation over a -40°C to +105°C temperature range.

# **Ordering Information**

PART NUMBER (Note)	PART MARKING	PACKAGE (Pb-Free)	PKG. DWG. #
ISL78020ANZ*	ISL78020 ANZ	32 Ld 7x7 TQFP	Q32.7x7
ISL78022ANZ*	ISL78022 ANZ	32 Ld 7x7 TQFP	Q32.7x7

\*Add "-T" suffix for tape and reel. Please refer to TB347 for details on reel specifications.

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.


### Features


- Current mode boost regulator
  - Fast transient response
  - 1% accurate output voltage
  - 18V/3A integrated FET
  - >90% efficiency
- + 2.6V to 5.5V  $V_{\mbox{IN}}$  supply
- 2 LDO controllers for  $V_{\mbox{ON}}$  and  $V_{\mbox{OFF}}$ 
  - 2% output regulation
  - V<sub>ON</sub>-slice circuit
- High speed amplifiers
  - 150mA short-circuit output current
  - 12V/µs slew rate
  - 12MHz -3dB bandwidth
  - Rail-to-rail inputs and outputs
- Built-in power sequencing
- Internal soft-start
- Multiple overload protection
- Thermal shutdown
- 32 Ld 7x7 TQFP package
- Pb-free (RoHS compliant)

## Applications

• All automotive TFT-LCD panels







NC = NOT INTERNALLY CONNECTED IC = INTERNALLY CONNECTED

#### Absolute Maximum Ratings (T<sub>A</sub> = +25°C)

#### **Thermal Information**

COM, DRN to AGND
Maximum Continuous Output Current
Storage Temperature
Maximum Continuous Junction Temperature+125°C
Power Dissipation See Curve
Operating Ambient Temperature40°C to +105°C
Pb-free reflow profile

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 

# **Electrical Specifications** $V_{IN} = 3V$ , $V_{BOOST} = V_{SUP} = 12V$ , $V_{SRC} = 20V$ , limits over -40°C to +105°C temperature range, unless otherwise specified.

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
V <sub>IN</sub>	Input Supply Range		2.6		5.5	V
V <sub>LOR</sub>	Undervoltage Lockout Threshold	V <sub>IN</sub> rising	2.4	2.5	2.6	V
V <sub>LOF</sub>	Undervoltage Lockout Threshold	V <sub>IN</sub> falling	2.2	2.3	2.4	V
IS	Quiescent Current	LX not switching			2.5	mA
I <sub>SS</sub>	Quiescent Current - Switching	LX switching		9.5	15	mA
T <sub>FD</sub>	Fault Delay Time	C <sub>DEL</sub> = 100nF		23		ms
V <sub>REF</sub>	Reference Voltage	$T_A = +25^{\circ}C$	1.19	1.215	1.235	V
			1.187	1.215	1.238	V
SHUTDN	Thermal Shutdown Temperature			140		°C
MAIN BOOST REG	ULATOR					I
V <sub>BOOST</sub>	Output Voltage Range		V <sub>IN</sub> + 15%		18	V
F <sub>OSC</sub>	Oscillator Frequency		1050	1200	1350	kHz
D <sub>CM</sub>	Maximum Duty Cycle		82	85		%
V <sub>FBB</sub>	Boost Feedback Voltage	T <sub>A</sub> = +25°C	1.192	1.205	1.218	V
			1.188	1.205	1.222	V
V <sub>FTB</sub>	FB Fault Trip Level	Falling edge	0.85	0.925	1.020	V
ΔV <sub>BOOST</sub> /ΔI <sub>BOOST</sub>	Load Regulation	50mA < I <sub>LOAD</sub> < 250mA		0.1		%
$\Delta V_{BOOST} / \Delta V_{IN}$	Line Regulation	V <sub>IN</sub> = 2.6V to 5.5V		0.08		%/V
I <sub>FB</sub>	Input Bias Current	V <sub>FB</sub> = 1.35V			500	nA
gmV	FB Transconductance	dI = $\pm 2.5 \mu$ A at COMP, FB = COMP		160		µA/V
r <sub>ON</sub> LX	LX ON-Resistance			160		mΩ
I <sub>LEAK</sub> LX	LX Leakage Current	V <sub>FB</sub> = 1.35V, V <sub>LX</sub> = 13V		0.02	40	μA
I <sub>LIM</sub> LX	LX Current Limit	Duty cycle = 65%		3.0		Α
t <sub>SS</sub> B	Soft-Start Period	C <sub>DEL</sub> = 100nF		7		ms

# **Electrical Specifications** $V_{IN} = 3V$ , $V_{BOOST} = V_{SUP} = 12V$ , $V_{SRC} = 20V$ , limits over -40°C to +105°C temperature range, unless otherwise specified. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN	ТҮР	MAX	UNIT
OPERATIONAL A	MPLIFIERS			1		
V <sub>SUP</sub>	Supply Operating Range		4.5		18	V
I <sub>SUP</sub>	Supply Current per Amplifier			600	800	μA
V <sub>OS</sub>	Offset Voltage		-16	3	16	mV
IB	Input Bias Current		-50		+50	nA
CMIR	Common Mode Input Range		0		V <sub>SUP</sub>	V
CMRR	Common Mode Rejection Ratio		60	90		dB
A <sub>OL</sub>	Open Loop Gain			110		dB
V <sub>OH</sub>	Output Voltage High	l <sub>OUT</sub> = 100μA	V <sub>SUP</sub> -17	V <sub>SUP</sub> - 2		mV
		I <sub>OUT</sub> = 5mA	V <sub>SUP</sub> - 250	V <sub>SUP</sub> - 150		mV
V <sub>OL</sub>	Output Voltage Low	I <sub>OUT</sub> = -100μA		2	30	mV
		I <sub>OUT</sub> = -5mA		100	150	mV
I <sub>SC</sub>	Short-Circuit Current		90	150		mA
ICONT	Continuous Output Current			50		mA
PSRR	Power Supply Rejection Ratio		60	100		dB
BW-3dB	-3dB Bandwidth			12		MHz
GBWP	Gain Bandwidth Product			8		MHz
SR	Slew Rate			12		V/µs
POSITIVE LDO		1	I	1		
V <sub>FBP</sub>	Positive Feedback Voltage	I <sub>DRVP</sub> = 100μA, T <sub>A</sub> = +25°C	1.176	1.2	1.224	V
		I <sub>DRVP</sub> = 100μA	1.176	1.2	1.229	V
V <sub>FTP</sub>	V <sub>FBP</sub> Fault Trip Level	V <sub>FBP</sub> falling	0.82	0.9	0.98	V
I <sub>BP</sub>	Positive LDO Input Bias Current	V <sub>FBP</sub> = 1.4V	-50		50	nA
$\Delta V_{POS} / \Delta I_{POS}$	FBP Load Regulation	$V_{DRVP}$ = 25V, $I_{DRVP}$ = 0µA to 20µA		0.5		%
I <sub>DRVP</sub>	Sink Current	V <sub>FBP</sub> = 1.1V, V <sub>DRVP</sub> = 10V	2	4		mA
I <sub>LEAK</sub> P	DRVP Off Leakage Current	V <sub>FBP</sub> = 1.4V, V <sub>DRVP</sub> = 30V		0.1	10	μA
t <sub>SS</sub> P	Soft-Start Period	C <sub>DEL</sub> = 100nF		7		ms
NEGATIVE LDO		L	1	I		
V <sub>FBN</sub>	FBN Regulation Voltage	I <sub>DRVN</sub> = 0.2mA, T <sub>A</sub> = +25°C	0.173	0.203	0.233	V
		I <sub>DRVN</sub> = 0.2mA	0.171	0.203	0.235	V
V <sub>FTN</sub>	V <sub>FBN</sub> Fault Trip Level	V <sub>FBN</sub> rising	380	430	480	mV
I <sub>BN</sub>	Negative LDO Input Bias Current	V <sub>FBN</sub> = 250mV	-50		50	nA
	FBN Load Regulation	$V_{DRVN}$ = -6V, $I_{DRVN}$ = 2µA to 20µA		0.5		%
IDRVN	Source Current	V <sub>FBN</sub> = 500mV, V <sub>DRVN</sub> = -6V	2	4		mA
I <sub>LEAK</sub> N	DRVN Off Leakage Current	V <sub>FBP</sub> = 1.35V, V <sub>DRVP</sub> = 30V		0.1	10	μA
t <sub>SS</sub> N	Soft-start Period	C <sub>DEL</sub> = 100nF		7		ms
VON-SLICE CIRCU	JIT	1	I	<u> </u>		
V <sub>LO</sub>	CTL Input Low Voltage	V <sub>IN</sub> = 2.6V to 5.5V			0.4V <sub>IN</sub>	V
V <sub>HI</sub>	CTL Input High Voltage	V <sub>IN</sub> = 2.6V to 5.5V	0.6V <sub>IN</sub>			V

# **Electrical Specifications** $V_{IN} = 3V$ , $V_{BOOST} = V_{SUP} = 12V$ , $V_{SRC} = 20V$ , limits over -40°C to +105°C temperature range, unless otherwise specified. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>LEAK</sub> CTL	CTL Input Leakage Current	CTL = AGND or IN	-1		1	μA
t <sub>D</sub> rise	CTL to OUT Rising Prop Delay	1kΩ from DRN to 8V, $V_{CTL} = 0V$ to 3V step, no load on OUT, measured from $V_{CTL} = 1.5V$ to OUT = 20%		100		ns
t <sub>D</sub> fall	CTL to OUT Falling Prop Delay	1kΩ from DRN to 8V, $V_{CTL}$ = 3V to 0V step, no load on OUT, measured from $V_{CTL}$ = 1.5V to OUT = 80%		100		ns
V <sub>SRC</sub>	SRC Input Voltage Range				30	V
ISRC	SRC Input Current	Start-up sequence not completed		150	250	μA
		Start-up sequence completed		150	350	μA
r <sub>ON</sub> SRC	SRC ON-Resistance	Start-up sequence completed		5	12	Ω
r <sub>ON</sub> DRN	DRN ON-Resistance	Start-up sequence completed		30	60	Ω
r <sub>ON</sub> COM	COM to GND ON-Resistance	Start-up sequence not completed	350	1000	1800	Ω
SEQUENCING			1	4	1	
t <sub>ON</sub>	Turn-On Delay	C <sub>DEL</sub> = 100nF (See Figure 22)		10		ms
<sup>t</sup> DEL1	Delay Between $V_{\text{BOOST}}$ and $V_{\text{OFF}}$	C <sub>DEL</sub> = 100nF (See Figure 22)		10		ms
tDEL2	Delay Between $V_{\mbox{ON}}$ and $V_{\mbox{OFF}}$	C <sub>DEL</sub> = 100nF (See Figure 22)		10		ms
t <sub>DEL3</sub>	Delay From V <sub>ON</sub> to V <sub>ON</sub> -slice Enabled	C <sub>DEL</sub> = 100nF (See Figure 22) 10		10		ms

# **Pin Descriptions**

PIN NAME	ISL78022	ISL78020	PIN FUNCTION
SRC	1	1	Upper reference voltage for switch output
REF	2	2	Internal reference bypass terminal
AGND	3	3	Analog ground for boost converter and control circuitry
PGND	4	4	Power ground for boost switch
OUT1	5	5	Operational amplifier 1 output
NEG1	6	6	Operational amplifier 1 inverting input
POS1	7	7	Operational amplifier 1 non-inverting input
OUT2	8	-	Operational amplifier 2 output
NEG2	9	-	Operational amplifier 2 inverting input
POS2	10	-	Operational amplifier 2 non-inverting input
BGND	11	11	Operational amplifier ground
POS3	12	-	Operational amplifier 3 non-inverting input
NEG3	-	-	Operational amplifier 3 inverting input
OUT3	13	-	Operational amplifier 3 output
SUP	14	14	Amplifier positive supply rail. Bypass to BGND with 0.1µF capacitor
POS4	15	-	Operational amplifier 4 non-inverting input
NEG4	16	-	Operational amplifier 4 inverting input
OUT4	17	-	Operational amplifier 4 output
POS5	18	-	Operational amplifier 5 non-inverting input
NEG5	19	-	Operational amplifier 5 inverting input
OUT5	20	-	Operational amplifier 5 output
LX	21	21	Main boost regulator switch connection
IN	22	22	Main supply input; bypass to AGND with 1µF capacitor
FB	23	23	Main boost feedback voltage connection
COMP	24	24	Error amplifier compensation pin
FBP	25	25	Positive LDO feedback connection
DRVP	26	26	Positive LDO transistor drive
FBN	27	27	Negative LDO feedback connection
DRVN	28	28	Negative LDO transistor driver
DEL	29	29	Connection for switch delay timing capacitor
CTL	30	30	Input control for switch output
DRN	31	31	Lower reference voltage for switch output
СОМ	32	32	Switch output; when CTL = 1, COM is connected to SRC through a 15 $\Omega$ resistor; when CTL = 0, COM is connected to DRN through a 30 $\Omega$ resistor

### Typical Performance Curves T<sub>A</sub> = +25°C, unless otherwise specified.




FIGURE 1. BOOST EFFICIENCY AT V<sub>OUT</sub> = 12V (PI-MODE)




FIGURE 2. BOOST EFFICIENCY AT V<sub>OUT</sub> = 12V (P-MODE)




FIGURE 3. BOOST LOAD REGULATION vs LOAD CURRENT (PI-MODE)




FIGURE 5. BOOST LINE REGULATION vs INPUT VOLTAGE (PI-MODE)




FIGURE 4. BOOST LOAD REGULATION vs LOAD CURRENT (P-MODE)




FIGURE 6. BOOST LINE REGULATION vs INPUT VOLTAGE (P-MODE)

Typical Performance Curves T<sub>A</sub> = +25°C, unless otherwise specified. (Continued)




FIGURE 7. BOOST PULSE LOAD TRANSIENT RESPONSE




FIGURE 8. V<sub>ON</sub> LOAD REGULATION




FIGURE 10. V<sub>OFF</sub> LOAD REGULATION




FIGURE 12. START-UP SEQUENCE




FIGURE 9. VON LINE REGULATION





FIGURE 11. VOFF LINE REGULATION

#### Typical Performance Curves T<sub>A</sub> = +25°C, unless otherwise specified. (Continued)







FIGURE 14. OP AMP RAIL-TO-RAIL INPUT/OUTPUT






# **Applications Information**

The ISL78020 and ISL78022 provide a highly integrated multiple output power solution for TFT-LCD applications. The system consists of one high efficiency boost converter and two low cost linear-regulator controllers (V<sub>ON</sub> and V<sub>OFF</sub>) with multiple protection functions. The block diagram of the whole part is shown in Figure 16. Table 1 lists the recommended components.

The ISL78020 and ISL78022 integrate an N-Channel MOSFET in boost converter to minimize the external component counts and cost. The  $V_{ON}$ ,  $V_{OFF}$  linear-regulators are independently regulated by using external resistors. To achieve higher voltage than  $V_{BOOST}$ , one or multiple stage charge pumps may be used.

TABLE 1. RE	COMMENDED TYPICAL APPLICATION				
DIAGRAM COMPONENTS					

DESIGNATION	DESCRIPTION
C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub>	10μF, 16V X5R ceramic capacitor (1210) TDK C3216X5R0J106K
D <sub>1</sub>	1A, 20V low leakage Schottky rectifier (CASE 457-04) ON SEMI MBRM120ET3
D <sub>11</sub> , D <sub>12</sub> , D <sub>21</sub>	200mA, 30V Schottky barrier diode (SOT-23) Fairchild BAT54S
L <sub>1</sub>	6.8µH, 1.3A Inductor TDK SLF6025T-6R8M1R3-PF
Q <sub>11</sub>	200mA, 40V PNP amplifier (SOT-23) Fairchild MMBT3906
Q <sub>21</sub>	200mA, 40V NPN amplifier (SOT-23) Fairchild MMBT3904





# **Boost Converter**

The main boost converter is a current mode PWM converter operating at a fixed frequency. The 1.2MHz switching frequency enables the use of low profile inductor and multilayer ceramic capacitors, which results in a compact, low cost power system for LCD panel design.

The boost converter can operate in continuous or discontinuous inductor current mode. The ISL78020 and ISL78022 are designed for continuous current mode, but they can also operate in discontinuous current mode at light load. In continuous current mode, current flows continuously in the inductor during the entire switching cycle in steady state operation. The voltage conversion ratio in continuous current mode is given by Equation 1:

$$\frac{V_{BOOST}}{V_{IN}} = \frac{1}{1-D}$$
(EQ. 1)

Where D is the duty cycle of switching MOSFET.

Figure 17 shows the block diagram of the boost controller. It uses a summing amplifier architecture consisting of GM stages for voltage feedback, current feedback and slope compensation. A comparator looks at the peak inductor current cycle by cycle and terminates the PWM cycle if the current limit is reached.

An external resistor divider is required to divide the output voltage down to the nominal reference voltage. Current drawn by the resistor network should be limited to maintain the overall converter efficiency. The maximum value of the resistor network is limited by the feedback input bias current and the potential for noise being coupled into the feedback pin. A resistor network in the order of  $60k\Omega$  is recommended. The boost converter output voltage is determined by Equation 2:

$$V_{\text{BOOST}} = \frac{R_1 + R_2}{R_1} \times V_{\text{REF}}$$
(EQ. 2)

The current through MOSFET is limited to 3A peak. This restricts the maximum output current based on Equation 3:

$$I_{OMAX} = \left(I_{LMT} - \frac{\Delta I_L}{2}\right) \times \frac{V_{IN}}{V_O}$$
(EQ. 3)

Where  $\Delta I_{L}$  is peak to peak inductor ripple current, and is set by Equation 4:

$$\Delta I_{L} = \frac{V_{IN}}{L} \times \frac{D}{f_{S}}$$
(EQ. 4)

where  $\ensuremath{\mathsf{f}}_S$  is the switching frequency.




FIGURE 17. THE BLOCK DIAGRAM OF THE BOOST CONTROLLER

Table 2 gives typical values (margins are considered 10%, 3%, 20%, 10% and 15% on V\_IN, V\_O, L, f\_S and I\_I  $_{MT}$ :

V <sub>IN</sub> (V)	V <sub>0</sub> (V)	L (µH)	<sup>f</sup> S (MHz)	I <sub>OMAX</sub> (mA)
3.3	9	6.8	1.2	898
3.3	12	6.8	1.2	622
3.3	15	6.8	1.2	458
5	9	6.8	1.2	1360
5	12	6.8	1.2	944
5	15	6.8	1.2	694

#### Input Capacitor

The input capacitor is used to supply the current to the converter. It is recommended that  $C_{IN}$  be larger than  $10\mu$ F. The reflected ripple voltage will be smaller with larger  $C_{IN}$ . The voltage rating of input capacitor should be larger than maximum input voltage.

#### **Boost Inductor**

The boost inductor is a critical part, which influences the output voltage ripple, transient response, and efficiency. Value of  $3.3\mu$ H to  $10\mu$ H inductor is recommended in applications to fit the internal slope compensation. The inductor must be able to handle the following average and peak current shown in Equations 5 and 6:

$$I_{LPK} = I_{LAVG} + \frac{\Delta I_{L}}{2}$$
(EQ. 5)

$$I_{LAVG} = \frac{I_O}{1 - D}$$
(EQ. 6)

# **Rectifier Diode**

A high-speed diode is desired due to the high switching frequency. Schottky diodes are recommended because of their fast recovery time and low forward voltage. The rectifier diode must meet the output current and peak inductor current requirements.

# **Output Capacitor**

The output capacitor supplies the load directly and reduces the ripple voltage at the output. Output ripple voltage consists of two components: the voltage drop due to the inductor ripple current flowing through the ESR of output capacitor, and the charging and discharging of the output capacitor.

$$V_{RIPPLE} = I_{LPK} \times ESR + \frac{V_O - V_{IN}}{V_O} \times \frac{I_O}{C_{OUT}} \times \frac{1}{f_S}$$
(EQ. 7)

For low ESR ceramic capacitors, the output ripple is dominated by the charging and discharging of the output capacitor. The voltage rating of the output capacitor should be greater than the maximum output voltage.

NOTE: Capacitors have a voltage coefficient that makes their effective capacitance drop as the voltage across them increases.  $C_{OUT}$  in Equation 7 assumes the effective value of the capacitor at a particular voltage and not the manufacturer's stated value, measured at 0V.

#### Compensation

The ISL78020 and ISL78022 can operate in either P-Mode or PI-Mode. P-mode may be preferred in applications where excellent transient load performance is required but regulation is not critical. Connecting COMP pin directly to  $V_{IN}$  will enable P-Mode; for better load regulation, use PI-Mode with a 2.2nF capacitor and a 180 $\Omega$  resistor in series between COMP pin and ground. To improve the transient response, either the resistor value can be increased or the capacitor value can be reduced, but too high resistor value or too low capacitor value will reduce loop stability. Figures 3 through 6 show a comparison of P-Mode vs PI-Mode performance.

#### **Boost Feedback Resistors**

As the boost output voltage,  $V_{BOOST}$ , is reduced below 12V the effective voltage feedback in the IC increases the ratio of voltage to current feedback at the summing comparator because R<sub>2</sub> decreases relative to R<sub>1</sub>. To maintain stable operation over the complete current range of the IC, the voltage feedback to the FBB pin should be reduced proportionally, as V<sub>BOOST</sub> is reduced, by means of a series resistor-capacitor network (R<sub>7</sub> and C<sub>7</sub>) in parallel with R<sub>1</sub>, with a pole frequency (fp) set to approximately 10kHz for C<sub>2</sub> (effective) = 10µF and 4kHz for C<sub>2</sub> (effective) = 30µF.

$$R_7 = \left( \left( \frac{1}{0.1 \times R_2} \right) - \frac{1}{R_1} \right)^{-1}$$
 (EQ. 8)

$$C_7 = \frac{1}{2 \times 3.142 \times fp \times R_7}$$
(EQ. 9)

## Linear-Regulator Controllers (VON and VOFF)

The ISL78020 and ISL78022 include 2 independent linear-regulator controllers, in which there is one positive output voltage ( $V_{ON}$ ), and one negative voltage ( $V_{OFF}$ ). The  $V_{ON}$  and  $V_{OFF}$  linear-regulator controller function diagram, application circuit and waveforms are shown in Figures 18 and 19 respectively.




FIGURE 18. VON FUNCTIONAL BLOCK DIAGRAM




FIGURE 19. VOFF FUNCTIONAL BLOCK DIAGRAM

The V<sub>ON</sub> power supply is used to power the positive supply of the row driver in the LCD panel. The DC/DC consists of an external diode-capacitor charge pump powered from the inductor (LX) of the boost converter, followed by a low dropout linear regulator (LDO\_ON). The LDO\_ON regulator uses an external PNP transistor as the pass element. The on-board LDO controller is a wide band (>10MHz) transconductance amplifier capable of 5mA output current, which is sufficient for up to 50mA or more output current under the low dropout condition (forced beta of 10). Typical V<sub>ON</sub> voltage supported by ISL78020 and ISL78022 ranges from +15V to +36V. A fault comparator is also included for monitoring the output voltage. The undervoltage threshold is set at 25% below the 1.2V reference. The V<sub>OFF</sub> power supply is used to power the negative supply of the row driver in the LCD panel. The DC/DC consists of an external diode-capacitor charge pump powered from the inductor (LX) of the boost converter, followed by a low dropout linear regulator (LDO\_OFF). The LDO\_OFF regulator uses an external NPN transistor as the pass element. The on-board LDO controller is a wide band (>10MHz) transconductance amplifier capable of 5mA output current, which is sufficient for up to 50mA or more output current under the low dropout condition (forced beta of 10). Typical V<sub>OFF</sub> voltage supported by ISL78020 and ISL78022 ranges from -5V to -25V. A fault comparator is also included for monitoring the output voltage. The undervoltage threshold is set at 200mV above the 0.2V reference level.

# Set-up Output Voltage

Refer to "Typical Application Circuit" on page 18, the output voltages of V<sub>ON</sub>, V<sub>OFF</sub> and V<sub>LOGIC</sub> are determined by Equations 10 and 11:

$$V_{ON} = V_{REF} \times \left(1 + \frac{R_{12}}{R_{11}}\right)$$
(EQ. 10)

$$V_{OFF} = V_{REFN} + \frac{R_{22}}{R_{21}} \times (V_{REFN} - V_{REF})$$
(EQ. 11)

Where:  $V_{REF} = 1.2V$ ,  $V_{REFN} = 0.2V$ .

## High Charge Pump Output Voltage (>36V) Applications

In the applications where the charge pump output voltage is over 36V, an external NPN transistor needs to be inserted in between the DRVP pin and the base of pass transistor  $Q_3$  as shown in Figure 20, or the linear regulator can control only one stage charge pump and regulate the final charge pump output, as shown in Figure 21.




FIGURE 20. CASCODE NPN TRANSISTOR CONFIGURATION FOR HIGH CHARGE PUMP OUTPUT VOLTAGE (>36V)




FIGURE 21. THE LINEAR REGULATOR CONTROLS ONE STAGE OF CHARGE PUMP

# Calculation of the Linear Regulator Base-emitter Resistors (RBP and RBN)

For the pass transistor of the linear regulator, low frequency gain (Hfe) and unity gain frequency (fT) are usually specified in the datasheet. The pass transistor adds a pole to the loop transfer function at fp = fT/Hfe. Therefore, in order to maintain phase margin at low frequency, the best choice for a pass device is often a high frequency, low gain switching transistor. Further improvement can be obtained by adding a base-emitter resistor R<sub>BE</sub> (R<sub>BP</sub>, R<sub>BL</sub>, R<sub>BN</sub> in the "Functional Block Diagram" on page 13), which increases the pole frequency to: fp = fT\*(1+ Hfe \*re/R<sub>BE</sub>)/Hfe, where re = KT/qlc. Thus, choose the lowest value R<sub>BE</sub> in the design as long as there is still enough base current (I<sub>B</sub>) to support the maximum output current (I<sub>C</sub>).

We will take as an example the V<sub>ON</sub> linear regulator. If a Fairchild MMBT3906 PNP transistor is used as the external pass transistor (Q11 in the "Typical Application Circuit" on page 18) then for a maximum V<sub>ON</sub> operating requirement of 50mA the data sheet indicates Hfe\_min = 60. The base-emitter saturation voltage is: Vbe\_max = 0.7V.

For the ISL78020 and ISL78022, the minimum drive current is shown in Equation 12:

$$I_{DRVP(MIN)} = 2mA$$
 (EQ. 12)

The minimum base-emitter resistor, RBP, can now be calculated as:

$$\frac{(\mathsf{RBP}_{\mathsf{MIN}} = \mathsf{VBE}_{\mathsf{MAX}})}{\frac{\mathsf{I}_{\mathsf{DRVP}(\mathsf{MIN})} - \mathsf{Ic}}{\mathsf{Hfe}_{\mathsf{MIN}}}} = \frac{0.7\mathsf{V}}{\frac{2\mathsf{mA} - 50\mathsf{mA}}{60}} = 600\Omega \tag{EQ. 13}$$

This is the minimum value that can be used; (choose a convenient value greater than this minimum value, i.e.:  $700\Omega$ ). Larger values may be used to reduce quiescent current, however, regulation may be adversely affected by supply noise if R<sub>BP</sub> is made too high in value.

## Charge Pump

To generate an output voltage higher than  $V_{BOOST}$ , single or multiple stages of charge pumps are needed. The number of stages is determined by the input and output voltage for positive charge pump stages in Equation 14:

$$N_{\text{POSITIVE}} \ge \frac{V_{\text{OUT}} + V_{\text{CE}} - V_{\text{INPUT}}}{V_{\text{INPUT}} - 2 \times V_{\text{F}}}$$
(EQ. 14)

where  $V_{CE}$  is the dropout voltage of the pass component of the linear regulator. It ranges from 0.3V to 1V depending on the transistor selected. V<sub>F</sub> is the forward-voltage of the charge-pump rectifier diode.

The number of negative charge-pump stages is given by Equation 15:

$$N_{NEGATIVE} \ge \frac{|V_{OUTPUT}| + V_{CE}}{V_{INPUT} - 2 \times V_{F}}$$
(EQ. 15)

To achieve high efficiency and low material cost, the lowest number of charge-pump stages, which can meet the above requirements, is always preferred.

#### Charge Pump Output Capacitors

A ceramic capacitor with low ESR is recommended. With ceramic capacitors, the output ripple voltage is dominated by the capacitance value. The capacitance value can be chosen by Equation 16:

$$C_{OUT} \ge \frac{I_{OUT}}{2 \times V_{RIPPLE} \times f_{OSC}}$$
(EQ. 16)

where f<sub>OSC</sub> is the switching frequency.

# Discontinuous/Continuous Boost Operation and its Effect on the Charge Pumps

The ISL78020 and ISL78022  $\rm V_{ON}$  and  $\rm V_{OFF}$  architecture uses LX switching edges to drive diode charge pumps from

which LDO regulators generate the V<sub>ON</sub> and V<sub>OFF</sub> supplies. It can be appreciated that should a regular supply of LX switching edges be interrupted, (for example during discontinuous operation at light boost load currents), then this may affect the performance of V<sub>ON</sub> and V<sub>OFF</sub> regulation (depending on their exact loading conditions at the time).

To optimize V<sub>ON</sub>/V<sub>OFF</sub> regulation, the boundary of discontinuous/continuous operation of the boost converter can be adjusted, by suitable choice of inductor given V<sub>IN</sub>, V<sub>OUT</sub>, switching frequency and the V<sub>BOOST</sub> current loading, to be in continuous operation.

The following equation gives the boundary between discontinuous and continuous boost operation. For continuous operation (LX switching every clock cycle) we require that:

 $I(V_{BOOST\_load}) > D \bullet (1 - D) \bullet V_{IN} / (2 \bullet L \bullet f_{OSC})$ (EQ. 17)

where the duty cycle, D =  $(V_{BOOST} - V_{IN})/V_{BOOST}$ 

For example, with  $V_{IN} = 5V$ ,  $f_{OSC} = 1.2MHz$  and  $V_{BOOST} = 12V$  we find continuous operation of the boost converter can be guaranteed for:  $L = 10\mu$ H and  $I(V_{BOOST}) > 51mA$  $L = 6.8\mu$ H and  $I(V_{BOOST}) > 74mA$ 

 $L = 3.3\mu$ H and  $I(V_{BOOST}) > 153$ mA

## Start-up Sequence

Figure 22 shows a detailed start-up sequence waveform. For a successful power-up, there should be 6 peaks at  $V_{CDEL}$ . When a fault is detected, the device will latch off until either EN is toggled or the input supply is recycled.

When the input voltage is higher than 2.4V, an internal current source starts to charge  $C_{CDEL}$ . During the initial slow ramp, the device checks whether there is a fault condition. If no fault is found during the initial ramp,  $C_{CDEL}$  is discharged after the first peak.  $V_{REF}$  turns on at the peak of the first ramp.

Initially the boost is not enabled so V<sub>BOOST</sub> rises to V<sub>IN</sub>-V<sub>DIODE</sub> through the output diode. Hence, there is a step at V<sub>BOOST</sub> during this part of the start-up sequence.

 $V_{BOOST}$  soft-starts at the beginning of the third ramp, and is checked at the end of this ramp. The soft-start ramp depends on the value of the  $C_{DEL}$  capacitor. For  $C_{DEL}$  of 100nF, the soft-start time is ~7ms.

 $V_{\mbox{\scriptsize OFF}}$  turns on at the start of the fourth peak.

 $V_{ON}$  is enabled at the beginning of the sixth ramp.  $V_{OFF}$  and  $V_{ON}$  are checked at end of this ramp.

#### Component Selection for Start-up Sequencing and Fault Protection

The C\_{REF} capacitor is typically set at 220nF and is required to stabilize the V\_{REF} output. The range of C\_{REF} is from

22nF to  $1\mu$ F and should not be more than five times the capacitor on C<sub>DEL</sub> to ensure correct start-up operation.

The C<sub>DEL</sub> capacitor is typically 100nF and has a usable range from 22nF minimum to several microfarads (only limited by the leakage in the capacitor reaching  $\mu$ A levels). C<sub>DEL</sub> should be at least 1/5 of the value of C<sub>REF</sub> (see Figure 22). Note that with 100nF on C<sub>DEL</sub> the fault time-out will be typically 23ms and the use of a larger/smaller value will vary this time proportionally (e.g. 1 $\mu$ F will give a fault time-out period of typically 230ms).

### Fault Sequencing

The ISL78020 and ISL78022 have an advanced fault detection system, which protects the IC from both adjacent pin shorts during operation and shorts on the output supplies. A high quality layout/design of the PCB, in respect of grounding quality and decoupling is necessary to avoid falsely triggering the fault detection scheme (especially during start-up). The user is directed to the layout guidelines and component selection sections to avoid problems during initial evaluation and prototype PCB generation.

## V<sub>ON</sub>-Slice Circuit

The V<sub>ON</sub>-slice Circuit functions as a three way multiplexer, switching the voltage on COM between ground, DRN and SRC, under control of the start-up sequence and the CTL pin.

During the start-up sequence, COM is held at ground via an NDMOS FET, with ~1k impedance. Once the start-up sequence has completed, CTL is enabled and acts as a multiplexer control such that if CTL is low, COM connects to DRN through a 5 $\Omega$  internal MOSFET, and if CTL is high, COM connects to SRC via a 30 $\Omega$  MOSFET.

The slew rate of start-up of the switch control circuit is mainly restricted by the load capacitance at COM pin as in Equation 18:

$$\frac{\Delta V}{\Delta t} = \frac{V_g}{(R_i \parallel R_L) \bullet C_L}$$
(EQ. 18)

Where V<sub>g</sub> is the supply voltage applied to the switch control circuit, R<sub>i</sub> is the resistance between COM and DRN or SRC including the internal MOSFET  $r_{DS(ON)}$ , the trace resistance and the resistor inserted, R<sub>L</sub> is the load resistance of the switch control circuit, and C<sub>L</sub> is the load capacitance of the switch control circuit.

In the "Typical Application Circuit" on page 18,  $R_8$ ,  $R_9$  and  $C_8$  give the bias to DRN based on Equation 19:

$$V_{DRN} = \frac{V_{ON} \bullet R_9 + A_{VDD} \bullet R_8}{R_8 + R_9}$$
 (EQ. 19)

Where:  $R_{10}$  can be adjusted to adjust the slew rate.


# Op Amps

The ISL78020 and ISL78022 have 1 and 5 amplifiers respectively. The op amps are typically used to drive the

TFT-LCD backplane ( $V_{COM}$ ) or the gamma-correction divider string. They feature rail-to-rail input and output capability, they are unity gain stable, and have low power consumption (typical 600µA per amplifier). The ISL78020 and ISL78022 have a -3dB bandwidth of 12MHz while maintaining a 10V/µs slew rate.

## Short Circuit Current Limit

The ISL78020 and ISL78022 will limit the short circuit current to ±180mA if the output is directly shorted to the positive or the negative supply. If an output is shorted for a long time, the junction temperature will trigger the Over-Temperature Protection limit and hence the part will shut down.





### **Driving Capacitive Loads**

ISL78020 and ISL78022 can drive a wide range of capacitive loads. As load capacitance increases, however, the –3dB bandwidth of the device will decrease and the peaking will increase. The amplifiers drive 10pF loads in parallel with  $10k\Omega$  with just 1.5dB of peaking, and 100pF with 6.4dB of peaking. If less peaking is desired in these applications, a small series resistor (usually between  $5\Omega$  and  $50\Omega$ ) can be placed in series with the output. However, this will obviously reduce the gain. Another method of reducing peaking is to add a "snubber" circuit at the output. A snubber is a shunt load consisting of a resistor in series with a capacitor. Values of  $150\Omega$  and 10nF are typical. The advantage of a snubber is that it does not draw any DC load current and reduce the gain.

# **Over-Temperature Protection**

An internal temperature sensor continuously monitors the die temperature. In the event that the die temperature exceeds the thermal trip point, the device will be latched off until either the input supply voltage or enable is cycled.

# Layout Recommendation


The device's performance including efficiency, output noise, transient response and control loop stability is dramatically affected by the PCB layout. PCB layout is critical, especially at high switching frequency.

There are some general guidelines for layout:


- Place the external power components (the input capacitors, output capacitors, boost inductor and output diodes, etc.) in close proximity to the device. Traces to these components should be kept as short and wide as possible to minimize parasitic inductance and resistance.
- 2. Place  $V_{REF}$  and  $V_{DD}$  bypass capacitors close to the pins.
- 3. Reduce the loop with large AC amplitudes and fast slew rate.
- 4. The feedback network should sense the output voltage directly from the point of load, and be as far away from LX node as possible.
- 5. The power ground (PGND) and signal ground (SGND) pins should be connected at only one point.
- 6. The exposed die plate, on the underneath of the package, should be soldered to an equivalent area of metal on the PCB. This contact area should have multiple via connections to the back of the PCB as well as connections to intermediate PCB layers, if available, to maximize thermal dissipation away from the IC.
- 7. To minimize the thermal resistance of the package when soldered to a multi-layer PCB, the amount of copper track and ground plane area connected to the exposed die plate should be maximized and spread out as far as possible from the IC. The bottom and top PCB areas especially should be maximized to allow thermal dissipation to the surrounding air.
- A signal ground plane, separate from the power ground plane and connected to the power ground pins only at the exposed die plate, should be used for ground return connections for feedback resistor networks (R<sub>1</sub>, R<sub>11</sub>, R<sub>41</sub>) and the V<sub>REF</sub> capacitor, C<sub>22</sub>, the C<sub>DELAY</sub> capacitor C<sub>7</sub> and the integrator capacitor C<sub>23</sub>.
- 9. Minimize feedback input track lengths to avoid switching noise pick-up.

A demo board is available to illustrate the proper layout implementation.

# **Typical Application Circuit**



# Thin Plastic Quad Flatpack Packages (TQFP)



#### Q32.7x7 (JEDEC MS-026ABA ISSUE B) 32 LEAD THIN PLASTIC QUAD FLATPACK PACKAGE

	INCHES		MILLIN		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	-	0.047	-	1.20	-
A1	0.002	0.005	0.05	0.15	-
A2	0.038	0.041	0.95	1.05	-
b	0.012	0.018	0.30	0.45	6
b1	0.012	0.016	0.30	0.40	-
D	0.350	0.358	8.90	9.10	3
D1	0.272	0.280	6.90	7.10	4, 5
Е	0.350	0.358	8.90	9.10	3
E1	0.272	0.280	6.90	7.10	4, 5
L	0.018	0.029	0.45	0.75	-
Ν	32		32		7
е	0.031	BSC	0.80 BSC		-

#### NOTES:

- 1. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
- 2. All dimensions and tolerances per ANSI Y14.5M-1982.
- 3. Dimensions D and E to be determined at seating plane -C-
- 4. Dimensions D1 and E1 to be determined at datum plane -H-
- 5. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm (0.010 inch) per side.
- 6. Dimension b does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum b dimension by more than 0.08mm (0.003 inch).
- 7. "N" is the number of terminal positions.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Rev. 0 10/06