64 kb I²C CMOS Serial EEPROM

Description

The CAT24C64 is a 64 kb CMOS Serial EEPROM device, internally organized as 8192 words of 8 bits each.

It features a 32-byte page write buffer and supports both the Standard (100 kHz) as well as Fast (400 kHz) I^2C protocol.

External address pins make it possible to address up to eight CAT24C64 devices on the same bus.

Features

- Supports Standard and Fast I²C Protocol
- 1.8 V to 5.5 V Supply Voltage Range
- 32–Byte Page Write Buffer (Note 1)
- Hardware Write Protection for Entire Memory
- Schmitt Triggers and Noise Suppression Filters on I²C Bus Inputs (SCL and SDA)
- Low Power CMOS Technology
- 1,000,000 Program/Erase Cycles
- 100 Year Data Retention
- Industrial and Extended Temperature Range
- PDIP, SOIC, TSSOP, MSOP and TDFN 8-lead Packages
- This Device is Pb–Free, Halogen Free/BFR Free, and RoHS Compliant




Figure 1. Functional Symbol

1. CAT24C64 Rev. D (Not Recommended for New Designs) has 64–Byte Page Write Buffer.



ON Semiconductor®

http://onsemi.com



SOIC-8 W SUFFIX CASE 751BD


CASE 646AA

TDFN-8 TDFN-8 ZD2 SUFFIX VP2 SUFFIX CASE 511AM CASE 511AK



Y SUFFIX CASE 948AL

PIN CONFIGURATION



PDIP (L), SOIC (W, X), TSSOP (Y), MSOP (Z), TDFN (ZD2*, VP2)

For the location of Pin 1, please consult the corresponding package drawing.

* Not recommended for new designs

PIN FUNCTION

| Pin Name | Function |
|--|----------------|
| A ₀ , A ₁ , A ₂ | Device Address |
| SDA | Serial Data |
| SCL | Serial Clock |
| WP | Write Protect |
| V _{CC} | Power Supply |
| V _{SS} | Ground |

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 15 of this data sheet.

Table 1. ABSOLUTE MAXIMUM RATINGS

| Parameters | Ratings | Units |
|--|--------------|-------|
| Storage Temperature | –65 to +150 | °C |
| Voltage on Any Pin with Respect to Ground (Note 2) | –0.5 to +6.5 | V |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

 The DC input voltage on any pin should not be lower than -0.5 V or higher than V_{CC} + 0.5 V. During transitions, the voltage on any pin may undershoot to no less than -1.5 V or overshoot to no more than V_{CC} + 1.5 V, for periods of less than 20 ns.

Table 2. RELIABILITY CHARACTERISTICS (Note 3)

| Symbol | Parameter | Min | Units |
|---------------------------|----------------|-----------|----------------------|
| N _{END} (Note 4) | Endurance | 1,000,000 | Program/Erase Cycles |
| T _{DR} | Data Retention | 100 | Years |

3. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

4. Page Mode, $V_{CC} = 5 V$, $25^{\circ}C$.

Table 3. D.C. OPERATING CHARACTERISTICS

(V_{CC} = 1.8 V to 5.5 V, $T_A = -40^{\circ}C$ to +125°C, unless otherwise specified.)

| Symbol | Parameter | Test Conditions | | Min | Max | Units |
|------------------|---|---|--|-----------------------|-----------------------|-------|
| I _{CCR} | Read Current Read, f _{SCL} = 400 kHz | | | 1 | mA | |
| I _{CCW} | Write Current | Write, f _{SCL} = 400 kHz | | | 2 | mA |
| I _{SB} | Standby Current | All I/O Pins at GND or V_{CC} | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | | 1 | μΑ |
| | | | $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$ | | 2 | |
| ۱L | I/O Pin Leakage | Pin at GND or V _{CC} | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | | 1 | μΑ |
| | | | $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$ | | 2 | |
| VIL | Input Low Voltage | | | -0.5 | V _{CC} x 0.3 | V |
| VIH | Input High Voltage | | | V _{CC} x 0.7 | V _{CC} + 0.5 | V |
| V _{OL1} | Output Low Voltage | V_{CC} < 2.5 V, I_{OL} = 3.0 mA | | | 0.4 | V |
| V _{OL2} | Output Low Voltage | V _{CC} < 2.5 V, I _{OL} = 1.0 mA | | | 0.2 | V |

Table 4. PIN IMPEDANCE CHARACTERISTICS

(V_{CC} = 1.8 V to 5.5 V, T_A = -40° C to $+125^{\circ}$ C, unless otherwise specified.)

| Symbol | Parameter | Conditions | Мах | Units |
|--------------------------|--------------------------------|--|-----|-------|
| C _{IN} (Note 5) | SDA I/O Pin Capacitance | V _{IN} = 0 V | 8 | pF |
| C _{IN} (Note 5) | Input Capacitance (other pins) | V _{IN} = 0 V | 6 | pF |
| I _{WP} (Note 6) | WP Input Current | $V_{IN} < 0.5 \times V_{CC}, V_{CC} = 5.5 V$ | 200 | μΑ |
| | | $V_{IN} < 0.5 \times V_{CC}, V_{CC} = 3.3 V$ | 150 | |
| | | $V_{IN} < 0.5 \times V_{CC}, V_{CC} = 1.8 V$ | 100 | |
| | | $V_{IN} > 0.5 \times V_{CC}$ | 1 | |

5. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC–Q100 and JEDEC test methods.

6. When not driven, the WP pin is pulled down to GND internally. For improved noise immunity, the internal pull-down is relatively strong; therefore the external driver must be able to supply the pull-down current when attempting to drive the input HIGH. To conserve power, as the input level exceeds the trip point of the CMOS input buffer (~ 0.5 x V_{CC}), the strong pull-down reverts to a weak current source.

| | | Standard | | F | ast | |
|-------------------------|--|----------|------|-----|-----|-------|
| Symbol | Parameter | Min | Max | Min | Max | Units |
| F _{SCL} | Clock Frequency | | 100 | | 400 | kHz |
| t _{HD:STA} | START Condition Hold Time | 4 | | 0.6 | | μs |
| t _{LOW} | Low Period of SCL Clock | 4.7 | | 1.3 | | μs |
| thigh | High Period of SCL Clock | 4 | | 0.6 | | μs |
| t _{SU:STA} | START Condition Setup Time | 4.7 | | 0.6 | | μs |
| t _{HD:DAT} | Data In Hold Time | 0 | | 0 | | μs |
| t _{SU:DAT} | Data In Setup Time | 250 | | 100 | | ns |
| t _R | SDA and SCL Rise Time | | 1000 | | 300 | ns |
| t _F (Note 8) | SDA and SCL Fall Time | | 300 | | 300 | ns |
| t _{SU:STO} | STOP Condition Setup Time | 4 | | 0.6 | | μs |
| t _{BUF} | Bus Free Time Between STOP and START | 4.7 | | 1.3 | | μs |
| t _{AA} | SCL Low to Data Out Valid | | 3.5 | | 0.9 | μs |
| t _{DH} | Data Out Hold Time | 100 | | 100 | | ns |
| T _i (Note 8) | Noise Pulse Filtered at SCL and SDA Inputs | | 100 | | 100 | ns |
| t _{SU:WP} | WP Setup Time | 0 | | 0 | | μs |
| t _{HD:WP} | WP Hold Time | 2.5 | | 2.5 | | μs |
| t _{WR} | Write Cycle Time | | 5 | | 5 | ms |
| PU (Notes 8, 9) | Power-up to Ready Mode | | 1 | | 1 | ms |

Table 5. A.C. CHARACTERISTICS ($V_{CC} = 1.8 \text{ V}$ to 5.5 V, $T_A = -40^{\circ}\text{C}$ to +125°C.) (Note 7)

Test conditions according to "A.C. Test Conditions" table.
 Tested initially and after a design or process change that affects this parameter.
 t_{PU} is the delay between the time V_{CC} is stable and the device is ready to accept commands.

Table 6. A.C. TEST CONDITIONS

| Input Levels | 0.2 x V _{CC} to 0.8 x V _{CC} |
|---------------------------|---|
| Input Rise and Fall Times | ≤ 50 ns |
| Input Reference Levels | $0.3 \times V_{CC}, 0.7 \times V_{CC}$ |
| Output Reference Levels | $0.5 \times V_{CC}$ |
| Output Load | Current Source: I _{OL} = 3 mA (V _{CC} \ge 2.5 V); I _{OL} = 1 mA (V _{CC} < 2.5 V); C _L = 100 pF |

Power-On Reset (POR)

Each CAT24C64 incorporates Power-On Reset (POR) circuitry which protects the internal logic against powering up in the wrong state. The device will power up into Standby mode after V_{CC} exceeds the POR trigger level and will power down into Reset mode when V_{CC} drops below the POR trigger level. This bi-directional POR behavior protects the device against 'brown-out' failure following a temporary loss of power.

Pin Description

SCL: The Serial Clock input pin accepts the clock signal generated by the Master.

SDA: The Serial Data I/O pin accepts input data and delivers output data. In transmit mode, this pin is open drain. Data is acquired on the positive edge, and is delivered on the negative edge of SCL.

 A_0 , A_1 and A_2 : The Address inputs set the device address that must be matched by the corresponding Slave address bits. The Address inputs are hard-wired HIGH or LOW allowing for up to eight devices to be used (cascaded) on the same bus. When left floating, these pins are pulled LOW internally.

WP: When pulled HIGH, the Write Protect input pin inhibits all write operations. When left floating, this pin is pulled LOW internally.

Functional Description

The CAT24C64 supports the Inter-Integrated Circuit (I^2C) Bus protocol. The protocol relies on the use of a Master device, which provides the clock and directs bus traffic, and Slave devices which execute requests. The CAT24C64 operates as a Slave device. Both Master and Slave can transmit or receive, but only the Master can assign those roles.

I²C Bus Protocol

The 2-wire I²C bus consists of two lines, SCL and SDA, connected to the V_{CC} supply via pull-up resistors. The Master provides the clock to the SCL line, and either the Master or the Slaves drive the SDA line. A '0' is transmitted by pulling a line LOW and a '1' by letting it stay HIGH. Data transfer may be initiated only when the bus is not busy (see A.C. Characteristics). During data transfer, SDA must remain stable while SCL is HIGH.

START/STOP Condition


An SDA transition while SCL is HIGH creates a START or STOP condition (Figure 2). The START consists of a HIGH to LOW SDA transition, while SCL is HIGH. Absent the START, a Slave will not respond to the Master. The STOP completes all commands, and consists of a LOW to HIGH SDA transition, while SCL is HIGH.


Device Addressing

The Master addresses a Slave by creating a START condition and then broadcasting an 8-bit Slave address. For the CAT24C64, the first four bits of the Slave address are set to 1010 (Ah); the next three bits, A_2 , A_1 and A_0 , must match the logic state of the similarly named input pins. The R/\overline{W} bit tells the Slave whether the Master intends to read (1) or write (0) data (Figure 3).

Acknowledge

During the 9th clock cycle following every byte sent to the bus, the transmitter releases the SDA line, allowing the receiver to respond. The receiver then either acknowledges (ACK) by pulling SDA LOW, or does not acknowledge (NoACK) by letting SDA stay HIGH (Figure 4). Bus timing is illustrated in Figure 5.





WRITE OPERATIONS Byte Write

To write data to memory, the Master creates a START condition on the bus and then broadcasts a Slave address with the R/\overline{W} bit set to '0'. The Master then sends two address bytes and a data byte and concludes the session by creating a STOP condition on the bus. The Slave responds with ACK after every byte sent by the Master (Figure 6). The STOP starts the internal Write cycle, and while this operation is in progress (t_{WR}), the SDA output is tri-stated and the Slave does not acknowledge the Master (Figure 7).

Page Write

The Byte Write operation can be expanded to Page Write, by sending more than one data byte to the Slave before issuing the STOP condition (Figure 8). Up to 32 (Note 10) distinct data bytes can be loaded into the internal Page Write Buffer starting at the address provided by the Master. The page address is latched, and as long as the Master keeps sending data, the internal byte address is incremented up to the end of page, where it then wraps around (within the page). New data can therefore replace data loaded earlier. Following the STOP, data loaded during the Page Write session will be written to memory in a single internal Write cycle (t_{WR}).

Acknowledge Polling

As soon (and as long) as internal Write is in progress, the Slave will not acknowledge the Master. This feature enables the Master to immediately follow-up with a new Read or Write request, rather than wait for the maximum specified Write time (t_{WR}) to elapse. Upon receiving a NoACK response from the Slave, the Master simply repeats the request until the Slave responds with ACK.


Hardware Write Protection

With the WP pin held HIGH, the entire memory is protected against Write operations. If the WP pin is left floating or is grounded, it has no impact on the Write operation. The state of the WP pin is strobed on the last falling edge of SCL immediately preceding the 1st data byte (Figure 9). If the WP pin is HIGH during the strobe interval, the Slave will not acknowledge the data byte and the Write request will be rejected.

Delivery State

The CAT24C64 is shipped erased, i.e., all bytes are FFh.

10.CAT24C64 Rev. D (Not Recommended for New Designs) has 64–Byte Page Write Buffer.






Figure 9. WP Timing

READ OPERATIONS

Immediate Read

To read data from memory, the Master creates a START condition on the bus and then broadcasts a Slave address with the R/\overline{W} bit set to '1'. The Slave responds with ACK and starts shifting out data residing at the current address. After receiving the data, the Master responds with NoACK and terminates the session by creating a STOP condition on the bus (Figure 10). The Slave then returns to Standby mode.


Selective Read

To read data residing at a specific address, the selected address must first be loaded into the internal address register. This is done by starting a Byte Write sequence, whereby the Master creates a START condition, then broadcasts a Slave address with the R/\overline{W} bit set to '0' and then sends two address bytes to the Slave. Rather than completing the Byte

Write sequence by sending data, the Master then creates a START condition and broadcasts a Slave address with the R/\overline{W} bit set to '1'. The Slave responds with ACK after every byte sent by the Master and then sends out data residing at the selected address. After receiving the data, the Master responds with NoACK and then terminates the session by creating a STOP condition on the bus (Figure 11).


Sequential Read

If, after receiving data sent by the Slave, the Master responds with ACK, then the Slave will continue transmitting until the Master responds with NoACK followed by STOP (Figure 12). During Sequential Read the internal byte address is automatically incremented up to the end of memory, where it then wraps around to the beginning of memory.




PACKAGE DIMENSIONS

MSOP 8, 3x3 CASE 846AD-01 ISSUE O




TOP VIEW

| SYMBOL | MIN | NOM | MAX |
|--------|----------|----------|------|
| А | | | 1.10 |
| A1 | 0.05 | 0.10 | 0.15 |
| A2 | 0.75 | 0.85 | 0.95 |
| b | 0.22 | | 0.38 |
| с | 0.13 | | 0.23 |
| D | 2.90 | 3.00 | 3.10 |
| E | 4.80 | 4.90 | 5.00 |
| E1 | 2.90 | 3.00 | 3.10 |
| е | | 0.65 BSC | |
| L | 0.40 | 0.60 | 0.80 |
| L1 | 0.95 REF | | |
| L2 | | 0.25 BSC | |
| θ | 0° | | 6° |



SIDE VIEW

END VIEW






Notes:

- All dimensions are in millimeters. Angles in degrees.
 Complies with JEDEC MO-187.


PACKAGE DIMENSIONS

PDIP-8, 300 mils CASE 646AA-01 **ISSUE A**



| SYMBOL | MIN | NOM | МАХ |
|--------|------|----------|-------|
| А | | | 5.33 |
| A1 | 0.38 | | |
| A2 | 2.92 | 3.30 | 4.95 |
| b | 0.36 | 0.46 | 0.56 |
| b2 | 1.14 | 1.52 | 1.78 |
| с | 0.20 | 0.25 | 0.36 |
| D | 9.02 | 9.27 | 10.16 |
| E | 7.62 | 7.87 | 8.25 |
| E1 | 6.10 | 6.35 | 7.11 |
| е | | 2.54 BSC | |
| eB | 7.87 | | 10.92 |
| L | 2.92 | 3.30 | 3.80 |


TOP VIEW



SIDE VIEW

Notes:


All dimensions are in millimeters.
 Complies with JEDEC MS-001.



END VIEW


PACKAGE DIMENSIONS

SOIC 8, 150 mils CASE 751BD-01 ISSUE O



| SYMBOL | MIN | NOM | MAX |
|--------|------|----------|------|
| А | 1.35 | | 1.75 |
| A1 | 0.10 | | 0.25 |
| b | 0.33 | | 0.51 |
| с | 0.19 | | 0.25 |
| D | 4.80 | | 5.00 |
| E | 5.80 | | 6.20 |
| E1 | 3.80 | | 4.00 |
| е | | 1.27 BSC | |
| h | 0.25 | | 0.50 |
| L | 0.40 | | 1.27 |
| θ | 0° | | 8° |


TOP VIEW



SIDE VIEW

Notes:


(1) All dimensions are in millimeters. Angles in degrees.
 (2) Complies with JEDEC MS-012.






PACKAGE DIMENSIONS

SOIC-8, 208 mils CASE 751BE-01 ISSUE O



| SYMBOL | MIN | NOM | MAX |
|--------|------|----------|------|
| А | | | 2.03 |
| A1 | 0.05 | | 0.25 |
| b | 0.36 | | 0.48 |
| с | 0.19 | | 0.25 |
| D | 5.13 | | 5.33 |
| E | 7.75 | | 8.26 |
| E1 | 5.13 | | 5.38 |
| е | | 1.27 BSC | |
| L | 0.51 | | 0.76 |
| θ | 0° | | 8° |

TOP VIEW



SIDE VIEW

END VIEW


С

Notes:

All dimensions are in millimeters. Angles in degrees.
 Complies with EIAJ EDR-7320.


PACKAGE DIMENSIONS

TSSOP8, 4.4x3 CASE 948AL-01 ISSUE O



| SYMBOL | MIN | NOM | MAX |
|--------|------|----------|------|
| А | | | 1.20 |
| A1 | 0.05 | | 0.15 |
| A2 | 0.80 | 0.90 | 1.05 |
| b | 0.19 | | 0.30 |
| с | 0.09 | | 0.20 |
| D | 2.90 | 3.00 | 3.10 |
| E | 6.30 | 6.40 | 6.50 |
| E1 | 4.30 | 4.40 | 4.50 |
| е | | 0.65 BSC | |
| L | | 1.00 REF | |
| L1 | 0.50 | 0.60 | 0.75 |
| θ | 0° | | 8° |

TOP VIEW



SIDE VIEW




END VIEW

Notes:

All dimensions are in millimeters. Angles in degrees.
 Complies with JEDEC MO-153.

PACKAGE DIMENSIONS


TDFN8, 3x4.9 CASE 511AM-01 ISSUE A





(1) All dimensions are in minimeters(2) Complies with JEDEC MO-229.

PACKAGE DIMENSIONS

TDFN8, 2x3 CASE 511AK-01 ISSUE A







b 🖛

е

TOP VIEW

SIDE VIEW


| SYMBOL | MIN | NOM | MAX |
|--------|----------|------|------|
| А | 0.70 | 0.75 | 0.80 |
| A1 | 0.00 | 0.02 | 0.05 |
| A2 | 0.45 | 0.55 | 0.65 |
| A3 | 0.20 REF | | |
| b | 0.20 | 0.25 | 0.30 |
| D | 1.90 | 2.00 | 2.10 |
| D2 | 1.30 | 1.40 | 1.50 |
| E | 2.90 | 3.00 | 3.10 |
| E2 | 1.20 | 1.30 | 1.40 |
| е | 0.50 TYP | | |
| L | 0.20 | 0.30 | 0.40 |

Notes:

(1) All dimensions are in millimeters.


(2) Complies with JEDEC MO-229.

BOTTOM VIEW



FRONT VIEW

Example of Ordering Information



- 11. All packages are RoHS-compliant (Lead-free, Halogen-free).
- 12. The standard lead finish is NiPdAu on pre-plated (PPF) lead frames.
- 13. The device used in the above example is a CAT24C64ÝI-GT3 (TSSOP, Industrial Temperature, NiPdAu, Tape & Reel, 3,000/Reel).
- 14. For SOIC, EIAJ (X) package the standard lead finish is Matte-Tin. This package is available in 2,000/Reel, i.e., CAT24C64XI-T2.
- 15. For availability, please contact your nearest ON Semiconductor Sales office.

16. TDFN, ZD2 is only available in 2,000 pcs/reel, i.e., CAT24C64ZD2I-GT2. The TDFN 3 x 4.9 mm (ZD2) package is not recommended for new designs.

- 17. For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.
- 18. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ON Semiconductor is licensed by Philips Corporation to carry the I²C Bus Protocol.

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product culd create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use personal and selected to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

For additional information, please contact your local Sales Representative