

# 4-Mb (128K x 36) Pipelined Sync SRAM

## Features

- Fully registered inputs and outputs for pipelined operation
- 128K by 36 common I/O architecture
- 3.3V core power supply
- 2.5V/3.3V I/O operation
- Fast clock-to-output times
  - 2.6 ns (for 250-MHz device)
  - 2.6 ns (for 225-MHz device)
  - 2.8 ns (for 200-MHz device)
  - 3.5 ns (for 166-MHz device)
  - 4.0 ns (for 133-MHz device)
  - 4.5 ns (for 100-MHz device)
- User-selectable burst counter supporting Intel® Pentium® interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed writes
- Asynchronous output enable
- JEDEC-standard 100-pin TQFP, 119-pin BGA and 165-pin fBGA packages
- “ZZ” Sleep Mode option and Stop Clock option
- Available in Industrial and Commercial temperature ranges

## Functional Description<sup>[1]</sup>

The CY7C1347F is a 3.3V, 128K by 36 synchronous-pipelined SRAM designed to support zero-wait-state secondary cache with minimal glue logic.


CY7C1347F I/O pins can operate at either the 2.5V or the 3.3V level, the I/O pins are 3.3V tolerant when  $V_{DDQ} = 2.5V$ .

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise is 2.6 ns (250-MHz device)

CY7C1347F supports either the interleaved burst sequence used by the Intel Pentium processor or a linear burst sequence used by processors such as the PowerPC®. The burst sequence is selected through the MODE pin. Accesses can be initiated by asserting either the Address Strobe from Processor (ADSP) or the Address Strobe from Controller (ADSC) at clock rise. Address advancement through the burst sequence is controlled by the ADV input. A 2-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the four Byte Write Select ( $BW_{[A:D]}$ ) inputs. A Global Write Enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Selects ( $\overline{CE}_1, CE_2, \overline{CE}_3$ ) and an asynchronous Output Enable (OE) provide for easy bank selection and output three-state control. In order to provide proper data during depth expansion, OE is masked during the first clock of a read cycle when emerging from a deselected state.




### Note:

1. For best-practices recommendations, please refer to the Cypress application note *System Design Guidelines* on [www.cypress.com](http://www.cypress.com).

**Selection Guide**

	-250	-225	-200	-166	-133	-100	Unit
Maximum Access Time	2.6	2.6	2.8	3.5	4.0	4.5	ns
Maximum Operating Current	325	290	265	240	225	205	mA
Maximum CMOS Standby Current	40	40	40	40	40	40	mA

Shaded areas contain advance information. Please contact your local Cypress Sales representative for availability of these parts.

**Pin Configurations**


**Pin Configurations** (continued)

**119-Ball BGA**

	1	2	3	4	5	6	7
<b>A</b>	V <sub>DDQ</sub>	A	A	$\overline{\text{ADSP}}$	A	A	V <sub>DDQ</sub>
<b>B</b>	NC	CE <sub>2</sub>	A	$\overline{\text{ADSC}}$	A	$\overline{\text{CE}}_3$	NC
<b>C</b>	NC	A	A	V <sub>DD</sub>	A	A	NC
<b>D</b>	DQ <sub>C</sub>	DQP <sub>C</sub>	V <sub>SS</sub>	NC	V <sub>SS</sub>	DQP <sub>B</sub>	DQ <sub>B</sub>
<b>E</b>	DQ <sub>C</sub>	DQ <sub>C</sub>	V <sub>SS</sub>	$\overline{\text{CE}}_1$	V <sub>SS</sub>	DQ <sub>B</sub>	DQ <sub>B</sub>
<b>F</b>	V <sub>DDQ</sub>	DQ <sub>C</sub>	V <sub>SS</sub>	$\overline{\text{OE}}$	V <sub>SS</sub>	DQ <sub>B</sub>	V <sub>DDQ</sub>
<b>G</b>	DQ <sub>C</sub>	DQ <sub>C</sub>	$\overline{\text{BW}}_C$	$\overline{\text{ADV}}$	$\overline{\text{BW}}_B$	DQ <sub>B</sub>	DQ <sub>B</sub>
<b>H</b>	DQ <sub>C</sub>	DQ <sub>C</sub>	V <sub>SS</sub>	$\overline{\text{GW}}$	V <sub>SS</sub>	DQ <sub>B</sub>	DQ <sub>B</sub>
<b>J</b>	V <sub>DDQ</sub>	V <sub>DD</sub>	NC	V <sub>DD</sub>	NC	V <sub>DD</sub>	V <sub>DDQ</sub>
<b>K</b>	DQ <sub>D</sub>	DQ <sub>D</sub>	V <sub>SS</sub>	CLK	V <sub>SS</sub>	DQ <sub>A</sub>	DQ <sub>A</sub>
<b>L</b>	DQ <sub>D</sub>	DQ <sub>D</sub>	$\overline{\text{BW}}_D$	NC	$\overline{\text{BW}}_A$	DQ <sub>A</sub>	DQ <sub>A</sub>
<b>M</b>	V <sub>DDQ</sub>	DQ <sub>D</sub>	V <sub>SS</sub>	$\overline{\text{BWE}}$	V <sub>SS</sub>	DQ <sub>A</sub>	V <sub>DDQ</sub>
<b>N</b>	DQ <sub>D</sub>	DQ <sub>D</sub>	V <sub>SS</sub>	A1	V <sub>SS</sub>	DQ <sub>A</sub>	DQ <sub>A</sub>
<b>P</b>	DQ <sub>D</sub>	DQP <sub>D</sub>	V <sub>SS</sub>	A0	V <sub>SS</sub>	DQP <sub>A</sub>	DQ <sub>A</sub>
<b>R</b>	NC	A	MODE	V <sub>DD</sub>	NC	A	NC
<b>T</b>	NC	NC	A	A	A	NC	ZZ
<b>U</b>	V <sub>DDQ</sub>	NC	NC	NC	NC	NC	V <sub>DDQ</sub>

**165-Ball fBGA**

	1	2	3	4	5	6	7	8	9	10	11
<b>A</b>	NC	A	$\overline{\text{CE}}_1$	$\overline{\text{BW}}_C$	$\overline{\text{BW}}_B$	$\overline{\text{CE}}_1$	$\overline{\text{BWE}}$	$\overline{\text{ADSC}}$	$\overline{\text{ADV}}$	A	NC
<b>B</b>	NC	A	CE <sub>2</sub>	$\overline{\text{BW}}_D$	$\overline{\text{BW}}_A$	CLK	$\overline{\text{GW}}$	$\overline{\text{OE}}$	$\overline{\text{ADSP}}$	A	NC
<b>C</b>	DQP <sub>C</sub>	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQP <sub>B</sub>
<b>D</b>	DQ <sub>C</sub>	DQ <sub>C</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>B</sub>	DQ <sub>B</sub>
<b>E</b>	DQ <sub>C</sub>	DQ <sub>C</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>B</sub>	DQ <sub>B</sub>
<b>F</b>	DQ <sub>C</sub>	DQ <sub>C</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>B</sub>	DQ <sub>B</sub>
<b>G</b>	DQ <sub>C</sub>	DQ <sub>C</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>B</sub>	DQ <sub>B</sub>
<b>H</b>	NC	V <sub>SS</sub>	NC	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	NC	NC	ZZ
<b>J</b>	DQ <sub>D</sub>	DQ <sub>D</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>A</sub>	DQ <sub>A</sub>
<b>K</b>	DQ <sub>D</sub>	DQ <sub>D</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>A</sub>	DQ <sub>A</sub>
<b>L</b>	DQ <sub>D</sub>	DQ <sub>D</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>A</sub>	DQ <sub>A</sub>
<b>M</b>	DQ <sub>D</sub>	DQ <sub>D</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>A</sub>	DQ <sub>A</sub>
<b>N</b>	DQP <sub>D</sub>	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQP <sub>A</sub>
<b>P</b>	NC	NC	A	A	NC	A1	NC	A	A	A	NC
<b>R</b>	MODE	NC	A	A	NC	A0	NC	A	A	A	A

**Pin Definitions**

Name (BGA,FBGA)	Name (100TQFP)	I/O	Description
A <sub>0</sub> ,A <sub>1</sub> ,A	A <sub>[16:0]</sub>	Input-Synchronous	<b>Address Inputs used to select one of the 128K address locations.</b> Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $\overline{CE}_1$ , CE <sub>2</sub> , and CE <sub>3</sub> are sampled active. A <sub>[1:0]</sub> feeds the 2-bit counter.
$\overline{BW}_A$ , $\overline{BW}_B$ , $\overline{BW}_C$ , $\overline{BW}_D$	$\overline{BW}_{[A:D]}$	Input-Synchronous	<b>Byte Write Select Inputs, active LOW.</b> Qualified with $\overline{BWE}$ to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
$\overline{GW}$	$\overline{GW}$	Input-Synchronous	<b>Global Write Enable Input, active LOW.</b> When asserted LOW on the rising edge of CLK, a global write is conducted (ALL bytes are written, regardless of the values on $\overline{BW}_{[A:D]}$ and BWE).
$\overline{BWE}$	$\overline{BWE}$	Input-Synchronous	<b>Byte Write Enable Input, active LOW.</b> Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	CLK	Input-Clock	<b>Clock Input.</b> Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
$\overline{CE}_1$	$\overline{CE}_1$	Input-Synchronous	<b>Chip Enable 1 Input, active LOW.</b> Sampled on the rising edge of CLK. Used in conjunction with CE <sub>2</sub> and CE <sub>3</sub> to select/deselect the device. ADSP is ignored if $\overline{CE}_1$ is HIGH.
CE <sub>2</sub>	CE <sub>2</sub>	Input-Synchronous	<b>Chip Enable 2 Input, active HIGH.</b> Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and CE <sub>3</sub> to select/deselect the device.
$\overline{CE}_3$	$\overline{CE}_3$	Input-Synchronous	<b>Chip Enable 3 Input, active LOW.</b> Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and CE <sub>2</sub> to select/deselect the device.
$\overline{OE}$	$\overline{OE}$	Input-Asynchronous	<b>Output Enable, asynchronous input, active LOW.</b> Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
$\overline{ADV}$	$\overline{ADV}$	Input-Synchronous	<b>Advance Input signal, sampled on the rising edge of CLK.</b> When asserted, it automatically increments the address in a burst cycle.
$\overline{ADSP}$	$\overline{ADSP}$	Input-Synchronous	<b>Address Strobe from Processor, sampled on the rising edge of CLK.</b> When asserted LOW, addresses presented to the device are captured in the address registers. A <sub>[1:0]</sub> are also loaded into the burst counter. When $\overline{ADSP}$ and ADSC are both asserted, only ADSP is recognized. ADSP is ignored when $\overline{CE}_1$ is deasserted HIGH.
$\overline{ADSC}$	$\overline{ADSC}$	Input-Synchronous	<b>Address Strobe from Controller, sampled on the rising edge of CLK.</b> When asserted LOW, addresses presented to the device are captured in the address registers. A <sub>[1:0]</sub> are also loaded into the burst counter. When $\overline{ADSP}$ and ADSC are both asserted, only ADSP is recognized.
ZZ	ZZ	Input-Asynchronous	<b>ZZ “sleep” Input.</b> This active HIGH input places the device in a non-time-critical “sleep” condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
DQ <sub>A</sub> , DQ <sub>B</sub> , DQ <sub>C</sub> , DQ <sub>D</sub> , DQP <sub>A</sub> , DQP <sub>B</sub> , DQP <sub>C</sub> , DQP <sub>D</sub>	DQs DQPs	I/O-Synchronous	<b>Bidirectional Data I/O lines.</b> As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQPs are placed in a three-state condition.
V <sub>DD</sub>	V <sub>DD</sub>	Power Supply	<b>Power supply inputs to the core of the device.</b>
V <sub>SS</sub>	V <sub>SS</sub>	Ground	<b>Ground for the core of the device.</b>
V <sub>DDQ</sub>	V <sub>DDQ</sub>	I/O Power Supply	<b>Power supply for the I/O circuitry.</b>
V <sub>SSQ</sub>	V <sub>SSQ</sub>	I/O Ground	<b>Ground for the I/O circuitry.</b>
MODE	MODE	Input-Static	<b>Selects Burst Order.</b> When tied to GND selects linear burst sequence. When tied to V <sub>DDQ</sub> or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode Pin has an internal pull-up.
NC	NC		<b>No Connects.</b>

## Introduction

### Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $T_{CO}$ ) is 2.6 ns (250-MHz device).

The CY7C1347F supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Address Strobe from Processor (ADSP) or the Address Strobe from Controller (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select ( $BW_{[A:D]}$ ) inputs. A Global Write Enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Selects ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$ ) and an asynchronous Output Enable ( $\overline{OE}$ ) provide for easy bank selection and output three-state control. ADSP is ignored if  $CE_1$  is HIGH.

#### Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2)  $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$  are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if  $CE_1$  is HIGH. The address presented to the address inputs ( $A_{[16:0]}$ ) is stored into the address advancement logic and the Address Register while being presented to the memory core. The corresponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is allowed to propagate through the Output Register and onto the data bus within 2.6 ns (250-MHz device) if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always three-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the OE signal. Consecutive single read cycles are supported. Once the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output will three-state immediately.

#### Single Write Accesses Initiated by $\overline{ADSP}$

This access is initiated when both of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2)  $CE_1$ ,  $CE_2$ ,  $CE_3$  are all asserted active. The address presented to  $A_{[16:0]}$  is loaded into the Address Register and the address advancement logic while being delivered to the RAM core. The write signals (GW, BWE, and  $BW_{[A:D]}$ ) and ADV inputs are ignored during this first cycle.

ADSP-triggered write accesses require two clock cycles to complete. If GW is asserted LOW on the second clock rise, the data presented to the DQs and DQPs inputs is written into the

corresponding address location in the RAM core. If  $\overline{GW}$  is HIGH, then the write operation is controlled by BWE and  $BW_{[A:D]}$  signals. The CY7C1347F provides byte write capability that is described in the Write Cycle Description table. Asserting the Byte Write Enable input (BWE) with the selected Byte Write ( $BW_{[A:D]}$ ) input will selectively write to only the desired bytes.

Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1347F is a common I/O device, the Output Enable (OE) must be deasserted HIGH before presenting data to the DQs and DQPs inputs. Doing so will three-state the output drivers. As a safety precaution, DQs and DQPs are automatically three-stated whenever a write cycle is detected, regardless of the state of  $\overline{OE}$ .

#### Single Write Accesses Initiated by $\overline{ADSC}$

ADSC write accesses are initiated when the following conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deasserted HIGH, (3)  $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$  are all asserted active, and (4) the appropriate combination of the write inputs (GW, BWE, and  $BW_{[A:D]}$ ) are asserted active to conduct a write to the desired byte(s). ADSC-triggered write accesses require a single clock cycle to complete. The address presented to  $A_{[16:0]}$  is loaded into the address register and the address advancement logic while being delivered to the RAM core. The ADV input is ignored during this cycle. If a global write is conducted, the data presented to the DQs and DQPs is written into the corresponding address location in the RAM core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1347F is a common I/O device, the Output Enable (OE) must be deasserted HIGH before presenting data to the DQs and DQPs inputs. Doing so will three-state the output drivers. As a safety precaution, DQs and DQPs are automatically three-stated whenever a write cycle is detected, regardless of the state of OE.

### Burst Sequences

The CY7C1347F provides a two-bit wraparound counter, fed by  $A_{[1:0]}$ , that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user-selectable through the MODE input.

Asserting  $\overline{ADV}$  LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode.  $CE_1$ ,  $CE_2$ ,  $CE_3$ , ADSP, and ADSC must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

**Interleaved Burst Sequence**

First Address	Second Address	Third Address	Fourth Address
A <sub>[1:0]</sub>	A <sub>[1:0]</sub>	A <sub>[1:0]</sub>	A <sub>[1:0]</sub>
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

**Linear Burst Sequence**

First Address	Second Address	Third Address	Fourth Address
A <sub>[1:0]</sub>	A <sub>[1:0]</sub>	A <sub>[1:0]</sub>	A <sub>[1:0]</sub>
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

**ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min.	Max.	Unit
I <sub>DDZZ</sub>	Snooze mode standby current	ZZ ≥ V <sub>DD</sub> - 0.2V		40	mA
t <sub>ZZS</sub>	Device operation to ZZ	ZZ ≥ V <sub>DD</sub> - 0.2V		2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ ≤ 0.2V	2t <sub>CYC</sub>		ns
t <sub>ZZI</sub>	ZZ Active to snooze current	This parameter is sampled		2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit snooze current	This parameter is sampled	0		ns

**Truth Table** [2, 3, 4, 5, 6]

Next Cycle	Add. Used	ZZ	$\overline{CE}_3$	CE <sub>2</sub>	$\overline{CE}_1$	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$\overline{WRITE}$	$\overline{OE}$	CLK	DQ
Deselect Cycle, Power-down	None	H	X	X	L	X	L	X	X	X	L-H	three-state
Deselect Cycle, Power-down	None	L	L	X	L	L	X	X	X	X	L-H	three-state
Deselect Cycle, Power-down	None	L	X	H	L	L	X	X	X	X	L-H	three-state
Deselect Cycle, Power-down	None	L	L	X	L	H	L	X	X	X	L-H	three-state
Deselect Cycle, Power-down	None	L	X	H	L	H	L	X	X	X	L-H	three-state
Snooze Mode, Power-down	None	X	X	X	H	X	X	X	X	X	X	three-state
READ Cycle, Begin Burst	External	L	H	L	L	L	X	X	X	L	L-H	Q
READ Cycle, Begin Burst	External	L	H	L	L	L	X	X	X	H	L-H	three-state
WRITE Cycle, Begin Burst	External	L	H	L	L	H	L	X	L	X	L-H	D
READ Cycle, Begin Burst	External	L	H	L	L	H	L	X	H	L	L-H	Q
READ Cycle, Begin Burst	External	L	H	L	L	H	L	X	H	H	L-H	three-state
READ Cycle, Continue Burst	Next	X	X	X	L	H	H	L	H	L	L-H	Q
READ Cycle, Continue Burst	Next	X	X	X	L	H	H	L	H	H	L-H	three-state
READ Cycle, Continue Burst	Next	H	X	X	L	X	H	L	H	L	L-H	Q
READ Cycle, Continue Burst	Next	H	X	X	L	X	H	L	H	H	L-H	three-state
WRITE Cycle, Continue Burst	Next	X	X	X	L	H	H	L	L	X	L-H	D
WRITE Cycle, Continue Burst	Next	H	X	X	L	X	H	L	L	X	L-H	D
READ Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	H	L	L-H	Q
READ Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	H	H	L-H	three-state
READ Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	H	L	L-H	Q
READ Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	H	H	L-H	three-state

**Notes:**

- X = "Don't Care." H = Logic HIGH, L = Logic LOW.
- $\overline{WRITE} = L$  when any one or more Byte Write enable signals ( $\overline{BW}_A$ ,  $\overline{BW}_B$ ,  $\overline{BW}_C$ ,  $\overline{BW}_D$ ) and  $\overline{BWE} = L$  or  $\overline{GW} = L$ .  $\overline{WRITE} = H$  when all Byte write enable signals ( $\overline{BW}_A$ ,  $\overline{BW}_B$ ,  $\overline{BW}_C$ ,  $\overline{BW}_D$ ),  $\overline{BWE}$ ,  $\overline{GW} = H$ .
- The DQ pins are controlled by the current cycle and the  $\overline{OE}$  signal.  $\overline{OE}$  is asynchronous and is not sampled with the clock.
- The SRAM always initiates a read cycle when  $\overline{ADSP}$  asserted, regardless of the state of  $\overline{GW}$ ,  $\overline{BWE}$ , or  $\overline{BW}_{[A,D]}$ . Writes may occur only on subsequent clocks after the  $\overline{ADSP}$  or with the assertion of  $\overline{ADSC}$ . As a result,  $\overline{OE}$  must be driven HIGH prior to the start of the write cycle to allow the outputs to three-state.  $\overline{OE}$  is a don't care for the remainder of the write cycle.
- $\overline{OE}$  is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are three-state when  $\overline{OE}$  is inactive or when the device is deselected, and all data bits behave as output when  $\overline{OE}$  is active (LOW).

**Truth Table**<sup>[2, 3, 4, 5, 6]</sup>

Next Cycle	Add. Used	ZZ	$\overline{CE}_3$	$CE_2$	$\overline{CE}_1$	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$\overline{WRITE}$	$\overline{OE}$	CLK	DQ
WRITE Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	L	X	L-H	D
WRITE Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	L	X	L-H	D

**Partial Truth Table for Read/write**<sup>[2, 7]</sup>

Function	$\overline{GW}$	$\overline{BWE}$	$\overline{BW}_D$	$\overline{BW}_C$	$\overline{BW}_B$	$\overline{BW}_A$
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write Byte A – DQ <sub>A</sub>	H	L	H	H	H	L
Write Byte B – DQ <sub>B</sub>	H	L	H	H	L	H
Write Bytes B, A	H	L	H	H	L	L
Write Byte C– DQ <sub>C</sub>	H	L	H	L	H	H
Write Bytes C, A	H	L	H	L	H	L
Write Bytes C, B	H	L	H	L	L	H
Write Bytes C, B, A	H	L	H	L	L	L
Write Byte D– DQ <sub>D</sub>	H	L	L	H	H	H
Write Bytes D, A	H	L	L	H	H	L
Write Bytes D, B	H	L	L	H	L	H
Write Bytes D, B, A	H	L	L	H	L	L
Write Bytes D, C	H	L	L	L	H	H
Write Bytes D, C, A	H	L	L	L	H	L
Write Bytes D, C, B	H	L	L	L	L	H
Write All Bytes	H	L	L	L	L	L
Write All Bytes	L	X	X	X	X	X

**Notes:**

7. Table only lists a partial listing of the byte write combinations. Any combination of  $BW_{[A,D]}$  is valid. Appropriate write will be done based on which byte write is active.

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C  
 Ambient Temperature with Power Applied..... -55°C to +125°C  
 Supply Voltage on V<sub>DD</sub> Relative to GND..... -0.5V to +4.6V  
 DC Voltage Applied to Outputs in High-Z State ..... -0.5V to V<sub>DD</sub> + 0.5V  
 DC Input Voltage ..... -0.5V to V<sub>DD</sub> + 0.5V

Current into Outputs (LOW)..... 20 mA  
 Static Discharge Voltage..... > 2001V (per MIL-STD-883, Method 3015)  
 Latch-up Current..... > 200 mA

**Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Com'l	0°C to +70°C	3.3V -5%/+10%	2.5V -5% to V <sub>DD</sub>
Ind'l	-40°C to +85°C		

**Electrical Characteristics** Over the Operating Range [8, 9]

Parameter	Description	Test Conditions	Min.	Max.	Unit	
V <sub>DD</sub>	Power Supply Voltage		3.135	3.6	V	
V <sub>DDQ</sub>	I/O Supply Voltage		2.375	V <sub>DD</sub>	V	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>DDQ</sub> = 3.3V, V <sub>DD</sub> = Min., I <sub>OH</sub> = -4.0 mA	2.4		V	
		V <sub>DDQ</sub> = 2.5V, V <sub>DD</sub> = Min., I <sub>OH</sub> = -2.0 mA	2.0		V	
V <sub>OL</sub>	Output LOW Voltage	V <sub>DDQ</sub> = 3.3V, V <sub>DD</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4	V	
		V <sub>DDQ</sub> = 2.5V, V <sub>DD</sub> = Min., I <sub>OL</sub> = 2.0 mA		0.7	V	
V <sub>IH</sub>	Input HIGH Voltage <sup>[8]</sup>	V <sub>DDQ</sub> = 3.3V	2.0	V <sub>DD</sub> + 0.3V	V	
		V <sub>DDQ</sub> = 2.5V	1.7	V <sub>DD</sub> + 0.3V	V	
V <sub>IL</sub>	Input LOW Voltage <sup>[8]</sup>	V <sub>DDQ</sub> = 3.3V	-0.3	0.8	V	
		V <sub>DDQ</sub> = 2.5V	-0.3	0.7	V	
I <sub>X</sub>	Input Load Current except ZZ and MODE	GND ≤ V <sub>I</sub> ≤ V <sub>DDQ</sub>	-5	5	μA	
		Input Current of MODE				
	Input = V <sub>SS</sub>	-30		μA		
	Input = V <sub>DDQ</sub>		5	μA		
Input Current of ZZ	Input = V <sub>SS</sub>	-5		μA		
	Input = V <sub>DDQ</sub>		30	μA		
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>DDQ</sub> , Output Disabled	-5	5	μA	
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply Current	V <sub>DD</sub> = Max., I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	4-ns cycle, 250 MHz		325	mA
			4.4-ns cycle, 225 MHz		290	mA
			5-ns cycle, 200 MHz		265	mA
			6-ns cycle, 166 MHz		240	mA
			7.5-ns cycle, 133 MHz		225	mA
			10-ns cycle, 100 MHz		205	mA
I <sub>SB1</sub>	Automatic CE Power-down Current—TTL Inputs	Max. V <sub>DD</sub> , Device Deselected, V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	4-ns cycle, 250 MHz		120	mA
			4.4-ns cycle, 225 MHz		115	mA
			5-ns cycle, 200 MHz		110	mA
			6-ns cycle, 166 MHz		100	mA
			7.5-ns cycle, 133 MHz		90	mA
			10-ns cycle, 100 MHz		80	mA
I <sub>SB2</sub>	Automatic CE Power-down Current—CMOS Inputs	Max. V <sub>DD</sub> , Device Deselected, V <sub>IN</sub> ≤ 0.3V or V <sub>IN</sub> ≥ V <sub>DDQ</sub> - 0.3V, f = 0	All speeds		40	mA

**Notes:**

- Overshoot: V<sub>IH</sub>(AC) < V<sub>DD</sub> + 1.5V (Pulse width less than t<sub>CYC</sub>/2), undershoot: V<sub>IL</sub>(AC) > -2V (Pulse width less than t<sub>CYC</sub>/2).
- T<sub>Power-up</sub>: Assumes a linear ramp from 0v to V<sub>DD</sub>(min.) within 200ms. During this time V<sub>IH</sub> ≤ V<sub>DD</sub> and V<sub>DDQ</sub> ≤ V<sub>DD</sub>





**Electrical Characteristics** Over the Operating Range (continued)<sup>[8, 9]</sup>

Parameter	Description	Test Conditions	Min.	Max.	Unit	
I <sub>SB3</sub>	Automatic CE Power-down Current—CMOS Inputs	Max. V <sub>DD</sub> , Device Deselected, or V <sub>IN</sub> ≤ 0.3V or V <sub>IN</sub> ≥ V <sub>DDQ</sub> - 0.3V f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	4-ns cycle, 250 MHz		105	mA
			4.4-ns cycle, 225 MHz		100	mA
			5-ns cycle, 200 MHz		95	mA
			6-ns cycle, 166 MHz		85	mA
			7.5-ns cycle, 133 MHz		75	mA
			10-ns cycle, 100 MHz		65	mA
I <sub>SB4</sub>	Automatic CE Power-down Current—TTL Inputs	Max. V <sub>DD</sub> , Device Deselected, V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = 0		45	mA	

Shaded areas contain advance information.

**Capacitance**<sup>[10]</sup>

Parameter	Description	Test Conditions	TQFP Package	BGA Package	fBGA Package	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDQ</sub> = 3.3V	5	5	5	pF
C <sub>CLK</sub>	Clock Input Capacitance		5	5	5	pF
C <sub>I/O</sub>	Input/Output Capacitance		5	7	7	pF

**AC Test Loads and Waveforms**
**3.3V I/O Test Load**

**2.5V I/O Test Load**

**Thermal Resistance**<sup>[10]</sup>

Parameter	Description	Test Conditions	TQFP Package	BGA Package	fBGA Package	Unit
Q <sub>JA</sub>	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA / JESD51.	41.83	47.63	20.3	°C/W
Q <sub>JC</sub>	Thermal Resistance (Junction to Case)		9.99	11.71	4.6	°C/W

**Note:**


10. Tested initially and after any design or process changes that may affect these parameters.

**Switching Characteristics** Over the Operating Range<sup>[15, 16]</sup>


Parameter	Description	-250		-225		-200		-166		-133		-100		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>POWER</sub>	V <sub>DD</sub> (min.) to the first access read or write <sup>[11]</sup>	1		1		1		1		1		1		ms
t <sub>CYC</sub>	Clock Cycle Time	4.0		4.4		5.0		6.0		7.5		10		ns
t <sub>CH</sub>	Clock HIGH	1.7		2.0		2.0		2.5		3.0		3.5		ns
t <sub>CL</sub>	Clock LOW	1.7		2.0		2.0		2.5		3.0		3.5		ns
t <sub>AS</sub>	Address Set-up Before CLK Rise	0.8		1.2		1.2		1.5		1.5		1.5		ns
t <sub>AH</sub>	Address Hold After CLK Rise	0.4		0.5		0.5		0.5		0.5		0.5		ns
t <sub>CO</sub>	Data Output Valid After CLK Rise		2.6		2.6		2.8		3.5		4.0		4.5	ns
t <sub>DOH</sub>	Data Output Hold After CLK Rise	1.0		1.0		1.0		2.0		2.0		2.0		ns
t <sub>WES</sub>	GW, BWS <sub>[3:0]</sub> Set-up Before CLK Rise	0.8		1.2		1.2		1.5		1.5		1.5		ns
t <sub>WEH</sub>	GW, BWS <sub>[3:0]</sub> Hold After CLK Rise	0.4		0.5		0.5		0.5		0.5		0.5		ns
t <sub>ALS</sub>	ADV/LD Set-up Before CLK Rise	0.8		1.2		1.2		1.5		1.5		1.5		ns
t <sub>ALH</sub>	ADV/LD Hold after CLK Rise	0.4		0.5		0.5		0.5		0.5		0.5		ns
t <sub>DS</sub>	Data Input Set-up Before CLK Rise	0.8		1.2		1.2		1.5		1.5		1.5		ns
t <sub>DH</sub>	Data Input Hold After CLK Rise	0.4		0.5		0.5		0.5		0.5		0.5		ns
t <sub>CES</sub>	Chip Enable Set-up Before CLK Rise	0.8		1.2		1.2		1.5		1.5		1.5		ns
t <sub>CEH</sub>	Chip Enable Hold After CLK Rise	0.4		0.5		0.5		0.5		0.5		0.5		ns
t <sub>CHZ</sub>	Clock to High-Z <sup>[12, 13, 14]</sup>		2.6		2.6		2.8		3.5		4.0		4.5	ns
t <sub>CLZ</sub>	Clock to Low-Z <sup>[12, 13, 14]</sup>	0		0		0		0		0		0		ns
t <sub>EOHZ</sub>	OE HIGH to Output High-Z <sup>[12, 13, 14]</sup>		2.6		2.6		2.8		3.5		4.0		4.5	ns
t <sub>EOLZ</sub>	OE LOW to Output Low-Z <sup>[12, 13, 14]</sup>	0		0		0		0		0		0		ns
t <sub>EOV</sub>	OE LOW to Output Valid		2.6		2.6		2.8		3.5		4.5		4.5	ns


**Notes:**

11. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD</sub>(minimum) initially before a read or write operation can be initiated.
12. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>EOHZ</sub>, and t<sub>EOLZ</sub> are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
13. At any given voltage and temperature, t<sub>EOHZ</sub> is less than t<sub>EOLZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.
14. This parameter is sampled and not 100% tested.
15. Timing references level is 1.5V when V<sub>DDQ</sub> = 3.3V and is 1.25V when V<sub>DDQ</sub> = 2.5V on all data sheets.
16. Test conditions shown in (a) of AC Test Loads unless otherwise noted.

**Switching Waveforms**
**Read Cycle Timing<sup>[17]</sup>**

**Notes:**


17. On this diagram when  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW or  $\overline{CE}_3$  is HIGH.  
 18. Full width write can be initiated by either  $\overline{GW}$  LOW, or by  $\overline{GW}$  HIGH,  $\overline{BWE}$  LOW and  $\overline{BW}_{[A:D]}$  LOW.

**Switching Waveforms (continued)**
**Write Cycle Timing<sup>[17, 18]</sup>**


**Switching Waveforms (continued)**  
**Read/Write Cycle Timing<sup>[17, 19, 20]</sup>**

**Note:**

19. The data bus (Q) remains in high-Z following a WRITE cycle, unless a new read access is initiated by  $\overline{ADSP}$  or  $\overline{ADSC}$ .  
 20. GW is HIGH

**Switching Waveforms** (continued)

**ZZ Mode Timing** [21, 22]

**Notes:**

- 21. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device.
- 22. DQs are in high-Z when exiting ZZ sleep mode.

**Ordering Information**

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
250	CY7C1347F-250AC	A101	100-Lead Thin Quad Flat Pack	Commercial
	CY7C1347F-250BGC	BG119	119-Ball BGA	
225	CY7C1347F-225AC	A101	100-Lead Thin Quad Flat Pack	Commercial
	CY7C1347F-225BGC	BG119	119-Ball BGA	
200	CY7C1347F-200AC	A101	100-Lead Thin Quad Flat Pack	Commercial
	CY7C1347F-200BGC	BG119	119-Ball BGA	
	CY7C1347F-200BZC	BB165C	165-Ball FBGA	
	CY7C1347F-200AI	A101	100-Lead Thin Quad Flat Pack	Industrial
	CY7C1347F-200BGI	BG119	119-Ball BGA	
166	CY7C1347F-166AC	A101	100-Lead Thin Quad Flat Pack	Commercial
	CY7C1347F-166BGC	BG119	119-Ball BGA	
	CY7C1347F-166BZC	BB165C	165-Ball FBGA	
	CY7C1347F-166AI	A101	100-Lead Thin Quad Flat Pack	Industrial
	CY7C1347F-166BGI	BG119	119-Ball BGA	
133	CY7C1347F-133AC	A101	100-Lead Thin Quad Flat Pack	Commercial
	CY7C1347F-133BGC	BG119	119-Ball BGA	
	CY7C1347F-133BZC	BB165C	165-Ball FBGA	
	CY7C1347F-133AI	A101	100-Lead Thin Quad Flat Pack	Industrial
	CY7C1347F-133BGI	BG119	119-Ball BGA	
100	CY7C1347F-100AC	A101	100-Lead Thin Quad Flat Pack	Commercial
	CY7C1347F-100BGC	BG119	119-Ball BGA	


Shaded areas contain advance information.

Please contact your local Cypress sales representative for availability of these parts.

Package Diagrams

100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101

DIMENSIONS ARE IN MILLIMETERS.








Package Diagrams (continued)

165-Ball FBGA (15 x 17 x 1.20 mm) BB165C



51-85165-\*A

Intel and Pentium are registered trademarks of Intel Corporation. PowerPC is a registered trademark of International Business Machines, Inc. All product and company names mentioned in this document may be the trademarks of their respective holders.

**Document History Page**

Document Title: CY7C1347F 4-Mb (128K x 36) Pipelined Sync SRAM Document Number: 38-05213				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	119829	12/16/02	HGK	New Data Sheet
*A	123117	01/18/03	RBI	Added power-up requirements to AC test loads and waveforms information
*B	127632	06/13/03	DPM	Final Data Sheet
*C	200660	See ECN	SWI	Improvements: Updated thermal resistance and capacitance Updated R5 pin of 119-Ball BGA from V <sub>DD</sub> to NC Updated all switching waveforms Clarifications: Updated footnotes Updated ZZ mode electrical characteristics