

ClockWorks[™] 125MHz LVDS / 125 MHz HCSL Ultra-Low Jitter Frequency Synthesizer

General Description


The SM802120 is a member of the ClockWorks[™] family of devices from Micrel and provides an extremely low-noise timing solution. It is based upon a unique patented RotaryWave[®] architecture that provides very low phase noise.

The device operates from a 3.3V or 2.5V power supply and synthesizes eight differential 125MHz output clocks, six LVDS and two HCSL. The SM802120 accepts a 25 MHz crystal input.

Data sheets and support documentation can be found on Micrel's web site at: <u>www.micrel.com</u>.

Features

- Generates six LVDS 125MHz clocks and two HCSL 125MHz clocks
- 2.5V or 3.3V operating range
- Typical phase jitter @ 125 MHz (1.875MHz to 20MHz): 100fs
- Industrial temperature range (-40°C to +85°C)
- Green, RoHS, and PFOS compliant
- Available in 44-pin 7mm × 7mm QFN package



ClockWorks is a trademark of Micrel, Inc RotaryWave is a registered trademark of Micrel, Inc.


Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com

SM802120UMG	802120	Tray	–40°C to +85°C	44-Pin QFN
SM802120UMGTR	802120	Tape and Reel	–40°C to +85°C	44-Pin QFN

Note:

1. Devices are Green, RoHS, and PFOS compliant.

Pin Configuration



(Top View)

Pin Description

Pin Number	Pin Name	Pin Type	Pin Level	Pin Function
25, 26 28, 29 32, 33 35, 36	/Q1, Q1 /Q2, Q2 /Q3, Q3 /Q4, Q4	O, (DIF)	LVDS	Differential Clock Outputs from Bank 1 125MHz
41, 42 1, 2	/Q5, Q5 /Q6, Q6	O, (DIF)	LVDS	Differential Clock Outputs from Bank 2 125MHz
4, 5 7, 8	/Q7, Q7 /Q8, Q8	O, (DIF)	HCSL	Differential Clock Outputs from Bank 2 125MHz
31, 37, 38	VDDO1	PWR		Power Supply for the Outputs on Bank 1
43, 44, 16	VDDO2	PWR		Power Supply for the Outputs on Bank 2
24, 39	VSSO1	PWR		Power Supply Ground for the Outputs on Bank 1
3, 6, 40	VSSO2	PWR		Power Supply Ground for the Outputs on Bank 2
10, 11, 14, 17, 20, 27, 30, 34	TEST			Factory Test Pins. Do not connect anything to these pins.
12, 13	VDD	PWR		Core Power Supply
9, 21, 23	VSS (Exposed Pad)	PWR		Core Power Supply Ground. The exposed pad must be connected to the VSS ground plane.
18	XTAL_IN	I, (SE)	Crystal	Crystal Reference Input, no load caps needed. See Fig. 7.
19	XTAL_OUT	O, (SE)	Crystal	Crystal Reference Output, no load caps needed. See Fig. 7.
15	OE1	I, (SE)	LVCMOS	Output Enable, Q1-Q4 disables to tri-state, 0 = Disabled, 1 = Enabled, 45KΩ pull-up
22	OE2	I, (SE)	LVCMOS	Output Enable, Q5-Q8 disables to tri-state, 0 = Disabled, 1 = Enabled, 45KΩ pull-up

Truth Table

OE1/2	OUTPUTS
0	Tri-state
1	HCSL / LVDS

Application Information

Crystal Layout

Keep the layers under the crystal as open as possible and do not place switching signals or noisy supplies under the crystal.

Crystal load capacitance is built inside the die so no external capacitance is needed. See the Selecting a Quartz crystal for the Clockworks Flex I Family of Precision Synthesizers application note for further details.

Contact Micrel's HBW applications group if you need assistance on selecting a suitable crystal for your application at: <u>hbwhelp@micrel.com</u>.

LVDS Outputs

LVDS outputs are to be terminated with 100 Ω across Q and /Q. For best performance, load all outputs. Outputs can be DC or AC-coupled.

HCSL Outputs

HCSL outputs are to be terminated with 50Ω to V_{SS}. For best performance, load all outputs. For AC-coupled or to change the termination, contact Micrel's application group: <u>hbwhelp@micrel.com</u>.

Absolute Maximum Ratings⁽¹⁾

Supply Voltage (V _{DD} , V _{DDO1/2})	+4.6V
Input Voltage (V _{IN})(0.50V to V _{DD} +0.5V
Lead Temperature (soldering, 20 sec.)	260°C
Case Temperature	115°C
Storage Temperature (T _s)	65°C to +150°C

Operating Ratings⁽²⁾

Supply Voltage (V _{DD} , V _{DDO1/2})	+2.375V to +3.465V
Ambient Temperature (T _A)	40°C to +85°C
Junction Thermal Resistance ⁽³⁾	
QFN (θ _{JA})	
Still-Air	24°C/W
QFN (ψ _{JB})	
Junction-to-Board	8°C/W

DC Electrical Characteristics⁽⁴⁾

 $V_{\text{DD}} = V_{\text{DDO1/2}} = 3.3V \pm 5\% \text{ or } 2.5V \pm 5\%; V_{\text{DD}} = 3.3V \pm 5\%, V_{\text{DDO1/2}} = 3.3V \pm 5\% \text{ or } 2.5V \pm 5\%; T_{\text{A}} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{DD} , V _{DDO1/2}	3.3V Operating Voltage	V _{DD01} =V _{DD02}	3.135	3.3	3.465	V
V DD, V DDO1/2	2.5V Operating Voltage	V _{DDO1} =V _{DDO2}	2.375	2.5	2.625	V
I _{DD}	Total supply current	Outputs loaded		185	240	mA

LVCMOS INPUT (OE1, OE2) DC Electrical Characteristics⁽⁴⁾

 V_{DD} = 3.3V ±5%, or 2.5V ±5%, _{TA} = -40°C to +85°C.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{IH}	Input High Voltage		2		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage		-0.3		0.8	V
I _{IH}	Input High Current	V _{DD} = V _{IN} = 3.465V			5	μA
IIL	Input Low Current	V _{DD} = 3.465V, V _{IN} = 0V	-150			μA

LVCMOS OUTPUT DC Electrical Characteristics⁽⁴⁾

 $V_{\text{DD}} = _{\text{VDDO1/2}} = 3.3V \pm 5\% \text{ or } 2.5V \pm 5\%, V_{\text{DD}} = 3.3V \pm 5\%, V_{\text{DDO1/2}} = 3.3V \pm 5\% \text{ or } 2.5V \pm 5\% \text{ T}_{\text{A}} = -40^{\circ}\text{C to } +85^{\circ}\text{C}. \text{ R}_{\text{L}} = 100\Omega \text{ across Q and /Q}.$

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{OD}	Differential Output Voltage	Figures 1, 5	275	350	475	mV
ΔV_{OD}	V _{OD} Magnitude Change				40	mV
V _{os}	Offset Voltage		1.15	1.25	1.50	V
ΔV_{OS}	V _{OS} Magnitude Change				50	mV

HCSL OUTPUT DC Electrical Characteristics⁽⁴⁾

 $V_{DD} = _{VDDO1/2} = 3.3V \pm 5\% \text{ or } 2.5V \pm 5\%, V_{DD} = 3.3V \pm 5\%, V_{DDO1/2} = 3.3V \pm 5\% \text{ or } 2.5V \pm 5\% \text{ T}_{\text{A}} = -40^{\circ}\text{C to } +85^{\circ}\text{C}. \text{ R}_{\text{L}} = 50\Omega \text{ to } V_{\text{SS}}.$

Symbol	Parameter	Condition	Min	Тур	Max
V _{OH}	Output High Voltage	Figures 1, 4	660	700	850
V _{OL}	Output Low Voltage		-150	0	27
V _{CROSS}	Crossing Point Voltage		250	350	550

Crystal Characteristics

Parameter	Condition	Min.	Тур.	Max.	Units	
Mode of Oscillation	10pF to 12pF Load	F	Fundamental, Parallel Resonant			
Frequency			25		MHz	
Equivalent Series Resistance (ESR)				50	Ω	
Shunt Capacitor, C0			1	5	pF	
Correlation Drive Level			10	100	uW	

AC Electrical Characteristics^(4, 5)

 $V_{DD} = V_{DDO1/2} = 3.3V \pm 5\% \text{ or } 2.5V \pm 5\%; V_{DD} = 3.3V \pm 5\%, V_{DDO1/2} = 3.3V \pm 5\% \text{ or } 2.5V \pm 5\%; T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}.$

Symbol	Parameter	Condition	Min	Тур	Max	Units
F _{OUT}	Output Frequency			125		MHz
T _R /T _F	LVDS Output Rise/Fall Time	20% – 80%, Figures 2, 5	100	160	400	ps
T _R /T _F	HCSL Output Rise/Fall Time	20% – 80%, Figures 2, 4	150	300	450	ps
ODC	Output Duty Cycle	HCSL, LVDS outputs	48	50	52	%
T _{LOCK}	PLL Lock Time				20	ms
	RMS Phase Jitter ⁽⁶⁾	Integration Range:(12KHz – 20MHz)		250		fs
$T(\alpha)$	(Output = 125MHz LVDS)	Integration Range:(1.875MHz – 20MHz)		100		fs
T _{jit} (∅)	RMS Phase Jitter ⁽⁶⁾	Integration Range:(12KHz – 20MHz)		250		fs
	(Output = 125MHz HCSL)	Integration Range:(1.875MHz – 20MHz)		100		fs
	Spurious Noise Components	25MHz (LVDS outputs)		-80		dBc
		25MHz (HCSL outputs)		-85		UDC

1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.


3. Package thermal resistance assumes exposed pad is soldered (or equivalent) to the devices most negative potential on the PCB.

4. The circuit is designed to meet the AC and DC specifications shown in the above table after thermal equilibrium has been established.


5. All phase noise measurements were taken with an Agilent 5052B phase noise system

6. Measured using 25MHz crystal as the input reference source. If using an external reference input, use a low phase noise source. With an external reference, the phase noise will follow the input source phase noise up to about 1MHz.

Phase Noise Plots












Phase Noise Plots (Continued)





125MHz HCSL Integrated Jitter 12KHz-20MHz 250fs

















Figure 3. RMS Phase/Noise/Jitter







Figure 7. Crystal Input Interface

Package Information



Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2011 Micrel, Incorporated.

Revision Template History

Date	Change Description/Edits by:	Rev.
8/4/10	Added new paragraph to disclaimer in boiler plate. Per Colin Sturt. M.Galvan	14