

#### **SY56028XR**

Low Voltage 1.2V/1.8V/2.5V CML 4:1 MUX with 1:2 FANOUT 6.4Gbps with EQUALIZATION

### **General Description**

The SY56028XR is a fully differential, low voltage 1.2V/1.8V/2.5V CML 4:1 MUX, with input equalization, and integrated 1:2 Fanout Buffer. The SY56028XR can process clock signals as fast as 4.5GHz or data patterns up to 6.4Gbps.

The differential input includes Micrel's unique 3-pin input termination architecture that interfaces to DC-coupled 2.5V/3.3V LVPECL, 1.2V/1.8V/2.5V CML or LVDS differential signals. For AC-coupled input applications, an internal voltage reference is provided for input bias. Input voltages as small as 200mV ( $400\text{mV}_{pp}$ ) are applied before the 9, 18 or 27-inch FR4 transmission line.

The SY56028XR operates from a 2.5V  $\pm$ 5% core supply and a 1.2V, 1.8V or 2.5V  $\pm$ 5% output supply and is guaranteed over the full industrial temperature range

(-40°C to +85°C). The SY56028XR is part of Micrel's high-speed, Precision Edge<sup>®</sup> product line.

Data sheets and support documentation can be found on Micrel's web site at: <a href="https://www.micrel.com">www.micrel.com</a>.

# **Applications**

- Data Distribution
- SONET clock and data distribution
- Fiber Channel clock and data distribution
- Gigabit Ethernet clock and data distribution




Precision Edge®

#### **Features**

- 1.2V/1.8V/2.5V CML 4:2 MUX with input equalization.
- Guaranteed AC performance over temperature and voltage:
  - DC-to > 6.4Gbps throughput
  - <360ps propagation delay (IN-to-Q)</p>
  - <15ps within-device skew</li>
- Ultra-low jitter design
  - <0.8ps<sub>RMS</sub> random jitter
  - <10ps<sub>PP</sub> deterministic jitter
- $2.5V \pm 5\%$ ,  $1.8/1.2V \pm 5\%$  power supply operation
- Industrial temperature range: -40°C to +85°C
- Available in 32-pin (5mm x 5mm) QFN package

### **Functional Block Diagram**




Precision Edge is a registered trademark of Micrel, Inc.

# Ordering Information<sup>(1)</sup>

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY56028XRMG	QFN-32	Industrial	SY56028X with Pb-Free bar-line indicator	NiPdAu Pb-Free
SY56028XRMGTR <sup>(2)</sup>	QFN-32	Industrial	SY56028X with Pb-Free bar-line indicator	NiPdAu Pb-Free

- 1. Contact factory for die availability. Dice are guaranteed at  $T_A = 25$ °C, DC Electricals only.
- 2. Tape and Reel.

# **Pin Configuration**



32-Pin QFN

# **Pin Description**

Pin Number	Pin Name	Pin Function
1,3	IN0, /IN0	Differential Inputs: Accepts differential signals as small as 200mV (400mV <sub>PP</sub> )
5,7	IN1, /IN1	applied to the input of a 9, 18 or 27 inch 6mil FR4 stripline transmission line. See "Input and Output Stage" section for details of this input.
25,27	IN2, /IN2	input and Output Stage Section for details of this input.
29,31	IN3, /IN3	
2	VT0	Input Termination Center-Tap: Each side of the differential input pair terminates to
6	VT1	the VT pin. This pin provides a center-tap to a termination network for maximum interface flexibility. An internal high impedance resistor divider biases VT to allow
26	VT2	input AC coupling. For AC coupling, bypass VT with 0.1µF low ESR capacitor to
30	VT3	VCC. See "Input Interface Applications" subsection and Figure 2a.
19	EQ	Three level input for equalization control.
15	SEL0	Single-ended TTL/CMOS compatible input selects the inputs to the multiplexer. This
18	SEL1	input is internally connected to a $25k\Omega$ pull-up resistor and will default to a logic HIGH state if left open. Input logic threshold is VCC/2. See "Truth Table" for select control.
16,17	VCC	Positive Power Supply: Bypass with $0.1 uF//0.01 uF$ low ESR capacitors as close to the $V_{\text{CC}}$ pin as possible. Supplies the input and core circuitry.
10,13,20,23	VCCO	Output Supply: Bypass with $0.1 uF//0.01 uF$ low ESR capacitors as close to the $V_{\text{CCO}}$ pin as possible. Supplies the output buffers.
4,8,9,24,28,32	GND,	Ground: Exposed pad must be connected to a ground plane that is the same
	Exposed pad	potential as the ground pins.
12,11	Q0, /Q0	CML Differential Output Pair: Differential buffered copy of the input signal. The
22,21	Q1, /Q1	output swing is typically 390mV. See "Functional Description" subsection for termination information.
i	1	

### **Truth Table**

EQ Input	Equalization FR4 6mil Stripline
LOW	9 "
FLOAT	18"
HIGH	27"

SEL1	SEL0	
0	0	IN0 Input Selected
0	1	IN1 Input Selected
1	0	IN2 Input Selected
1	1	IN3 Input Selected

# **Absolute Maximum Ratings**(1)

Supply Volta	age (V <sub>CC</sub> )	0.5V to $+3.0V$
Supply Volta	age (V <sub>CCO</sub> )	0.5V to $+3.0V$
V <sub>CC</sub> -V <sub>CCO</sub>		<1.8V
V <sub>CCO</sub> -V <sub>CC</sub>		<0.5 V
Input Voltag	ge (V <sub>IN</sub> )0	.5V to V <sub>CC</sub> +0.4V
CML Output	t Voltage (V <sub>OUT</sub> )	0.6V to 3V
Current (V <sub>T</sub> )	)	
Source	or sink on VT pin	±100mA
Input Currer	nt	
Source	or sink Current on (IN, /IN)	±50mA
Maximum o	perating Junction Temperatu	ıre 125°C
Lead Tempo	erature (soldering, 20sec.)	260°C
Storage Ter	mperature (T <sub>s</sub> )	-65°C to +150°C

# Operating Ratings<sup>(2)</sup>

Supply Voltage (V <sub>cc</sub> )	2.375V to 2.625V
(V <sub>cco</sub> )	1.14V to 2.625V
Ambient Temperature (T <sub>A</sub> )	40°C to +85°C
Package Thermal Resistance <sup>(3)</sup>	
QFN	
Still-air $(\theta_{JA})$	50°C/W
Junction-to-board (ψ <sub>JB</sub> )	20°C/W

### DC Electrical Characteristics<sup>(4)</sup>

 $T_A = -40$ °C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>CC</sub>	Power Supply Voltage Range	Vcc	2.375	2.5	2.625	V
		Vcco	1.14	1.2	1.26	V
		Vcco	1.7	1.8	1.9	V
		Vcco	2.375	2.5	2.625	V
Icc	Power Supply Current	Max. V <sub>CC</sub>		110	140	mA
I <sub>cco</sub>	Power Supply Current	No Load. V <sub>CCO</sub>		32	42	mA
R <sub>DIFF_IN</sub>	Differential Input Resistance (IN-to-/IN)		90	100	110	Ω
V <sub>IH</sub>	Input HIGH Voltage (IN, /IN)	IN, /IN	1.2		V <sub>CC</sub> +0.4	V
V <sub>IL</sub>	Input LOW Voltage (IN, /IN)	IN, /IN	0		V <sub>IH</sub> -0.2	V
V <sub>IN</sub>	Input Voltage Swing (IN, /IN)	See Figure 3a, Note 5, applied to input of transmission line.	0.2		1.0	V
V <sub>DIFF_IN</sub>	Differential Input Voltage Swing ( IN - /IN )	See Figure 3b, Note 5, applied to input of transmission line.	0.4		2.0	V
V <sub>T_IN</sub>	Voltage from Input to V <sub>T</sub>				1.28	V

#### Notes:

- Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.
- 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
- 3. Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB.  $\psi_{JB}$  and  $\theta_{JA}$  values are determined for a four-layer board in still-air number, unless otherwise stated.
- 4. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
- 5.  $V_{IN}$  (max) is specified when  $V_T$  is floating.

# CML Outputs DC Electrical Characteristics<sup>(6)</sup>

 $V_{CCO} = 1.14V$  to 1.26V  $R_L = 50\Omega$  to  $V_{CCO}$ .

 $V_{CCO}$  = 1.7V to 1.9V, 2.375V to 2.625V,  $R_L$  = 50 $\Omega$  to  $V_{CCO}$  or 100 $\Omega$  across the outputs.

 $V_{CC}$  = 2.375V to 2.625V;  $T_A$  = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>OH</sub>	Output HIGH Voltage	$R_L = 50\Omega$ to $V_{CCO}$	V <sub>CC</sub> -0.020	V <sub>CC</sub> -0.010	V <sub>CC</sub>	V
Vout	Output Voltage Swing	See Figure 3a	300	390	475	mV
$V_{DIFF\_OUT}$	Differential Output Voltage Swing	See Figure 3b	600	780	950	mV
R <sub>OUT</sub>	Output Source Impedance		45	50	55	Ω

# LVTTL/CMOS DC Electrical Characteristics<sup>(6)</sup>

 $V_{CC} = 2.375V$  to 2.625V;  $T_A = -40$ °C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>IH</sub>	Input HIGH Voltage		2.0		Vcc	V
V <sub>IL</sub>	Input LOW Voltage				0.8	V
I <sub>IH</sub>	Input HIGH Current		-125		30	μA
I <sub>IL</sub>	Input LOW Current		-300			μΑ

# Three Level EQ Input DC Electrical Characteristics<sup>(6)</sup>

 $V_{CC}$  = 2.375V to 2.625V;  $T_A$  = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>IH</sub>	Input HIGH Voltage		V <sub>CC</sub> -0.3		V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage		0		V <sub>EE</sub> +0.3	V
I <sub>IH</sub>	Input HIGH Current	$V_{IH} = V_{CC}$			400	μA
I <sub>IL</sub>	Input LOW Current	V <sub>IL</sub> = GND	-480			μA

#### Note:

<sup>6.</sup> The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

#### **AC Electrical Characteristics**

 $V_{CCO}$  = 1.14V to 1.26V  $R_L$  = 50 $\Omega$  to  $V_{CCO}$ .

 $V_{\text{CCO}}$  = 1.7V to 1.9V, 2.375V to 2.625V,  $R_{L}$  =  $50\Omega$  to  $V_{\text{CCO}}$  or  $100\Omega$  across the outputs.

 $V_{CC}$  = 2.375V to 2.625V;  $T_A$  = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
f <sub>MAX</sub>	Maximum Frequency	NRZ Data	6.4			Gbps
		V <sub>OUT</sub> > 200mV (Clock)	4.5			GHz
t <sub>PD</sub>	Propagation Delay (IN-to-Q)	Note 7, Figure 1a	210	280	360	ps
	(SEL-to-Q)	Figure 1b			1	ns
t <sub>Skew</sub>	Output-to-Output Skew	Note 8		3	15	ps
	Part-to-Part Skew	Note 9			100	ps
t <sub>Jitter</sub>	Data Random Jitter	Note 10			0.8	ps <sub>RMS</sub>
	Data Deterministic Jitter	Note 11			10	ps <sub>PP</sub>
t <sub>R</sub> t <sub>F</sub>	Output Rise/Fall Time (20% to 80%)	At full output swing.	30	55	85	ps
	Duty Cycle	Differential I/O	45		55	%

#### Notes:

- 7. Propagation delay is measured with no attenuating transmission line connected to the input.
- 8. Output-to-Output skew is the difference in time between both outputs under identical input transition, temperature and power supply.
- Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and no skew at the edges at the respective inputs.
- 10. Random jitter is additive jitter.
- 11. Deterministic jitter is measured with 2<sup>23</sup>–1 PRBS pattern.

#### **Functional Description**

#### **CML Output Termination with VCCO 1.2V**

For VCCO of 1.2V, Figure 5a, terminate the output with 50 Ohms to 1.2V, not 100 ohms differentially across the outputs. If AC coupling is used, Figure 5d, terminate into 50 ohms to 1.2V before the coupling capacitor and then connect to a high value resistor to a reference voltage. Any unused output pair with VCCO at 1.2V needs to be terminated, do not leave floating.

#### CML Output Termination with VCCO 1.8V, 2.5V

For VCCO of 1.8V or 2.5V, Figure 5a/b, terminate with either 50 ohms to 1.8V or 100 ohms differentially across the outputs. AC-or DC-coupling is fine. For best signal integrity, terminate any unused output pairs.

### **Timing Diagrams**




Figure 1a. IN-to-Q Timing Diagram




Figure 1b. SEL-to-Q Timing Diagram (Qx state can be high or low depending on input data)

# **Input and Output Stage**




Figure 2a. Simplified Differential Input Buffer




Figure 2b. Simplified CML Output Buffer

# **Single-Ended and Differential Swings**



Figure 3a. Single-Ended Swing




Figure 3b. Differential Swing

### **Input Interface Applications**




Figure 4a. CML Interface 100 Ω Differential (DC-Coupled, 1.8V, 2.5V)




Figure 4b. CML Interface  $50 \Omega$  to Vcc (DC-Coupled, 1.2V,1.8V,2.5V)




Figure 4c. CML Interface (AC-Coupled) \*See note in Functional Description for 1.2V CML driver with AC-Coupling




Figure 4d. LVPECL Interface (AC-Coupled)




Figure 4e. LVPECL Interface (DC-Coupled 2.5V and 3.3V)




Figure 4f. LVDS Interface

# **CML Output Termination**




Figure 5a. 1.2V, 1.8V, 2.5V CML DC-Coupled Termination




Figure 5b. 1.8V, 2.5V CML DC-Coupled Termination




Figure 5c. CML AC-Coupled Termination V<sub>CCO</sub> 1.8V, 2.5V only







Figure 5d. CML AC-Coupled Termination V<sub>CCO</sub> 1.2V only

### **Package Information**







SIDE VIEW

NOTE:

ALL DIMENSIONS ARE IN MILLIMETERS.

MAX. PACKAGE WARPAGE IS 0.05 mm.
MAXIMUM ALLOWABE BURRS IS 0.076 mm IN ALL DIRECTIONS.

PIN #1 ID ON TOP VILL BE LASER/INK MARKED.
DIMENSION APPLIES TO METALIZED TERMINAL AND IS MEASURED
BETWEEN 0.20 AND 0.25 mm FROM TERMINAL TIP.
APPLIED ONLY FOR TERMINALS.

APPLIED FOR EXPOSED PAD AND TERMINALS

32-Pin QFN

#### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2010 Micrel, Incorporated.