## Data Sheet

## FEATURES

High performance
High relative accuracy (INL): $\pm 3$ LSB maximum at 16 bits
Total unadjusted error (TUE): $\pm 0.14 \%$ of FSR maximum
Offset error: $\pm \mathbf{1 . 5} \mathbf{~ m V}$ maximum
Gain error: $\pm \mathbf{0 . 0 6 \%}$ of FSR maximum
Wide operating ranges
$-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range
2.7 V to 5.5 V power supply

Easy implementation
User selectable gain of 1 or 2 (GAIN pin/gain bit)
Reset to zero scale or midscale (RSTSEL pin)
1.8 V logic compatibility

50 MHz SPI with readback or daisy chain
Robust 2 kV HBM and 1.5 kV FICDM ESD rating
20-lead, TSSOP and LFCSP RoHS-compliant packages

## APPLICATIONS

Optical transceivers
Base station power amplifiers
Process control (PLC input/output cards)
Industrial automation
Data acquisition systems

## GENERAL DESCRIPTION

The AD5676 is a low power, octal, 16-bit buffered voltage output digital-to-analog converter (DAC). The device includes a gain select pin, giving a full-scale output of $\mathrm{V}_{\text {ReF }}($ gain $=1)$ or $2 \times \mathrm{V}_{\text {ref }}$ (gain $=2$ ). The AD5676 DAC operates from a single 2.7 V to 5.5 V supply and is guaranteed monotonic by design. The AD5676 is available in 20-lead TSSOP and LFCSP packages.
The internal power-on reset circuit and the RSTSEL pin of the AD5676 ensure that the output DACs power up to zero scale or midscale and then remain there until a valid write takes place. The AD5676 contains a per channel power-down mode that typically reduces the current consumption of the device to $1 \mu \mathrm{~A}$.

The AD5676 employs a versatile serial peripheral interface (SPI) that operates at clock rates up to 50 MHz , and contains a V ${ }_{\text {LoGic }}$ pin intended for 1.8 V to 5.5 V logic.
Table 1. Octal nanoDAC+ ${ }^{\circledR}$ Devices

| Interface | Reference | 16-Bit | 12-Bit |
| :--- | :--- | :--- | :--- |
| SPI | Internal | AD5676R | AD5672R |
|  | External | AD5676 | Not applicable |
| $1^{2} C$ | Internal | AD5675R | AD5671R |
|  | External | AD5675 | Not applicable |

## PRODUCT HIGHLIGHTS

1. High relative accuracy (INL) 16-bit: $\pm 3$ LSB maximum.
2. $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range.
3. 20-lead, TSSOP and LFCSP RoHS-compliant packages.


## COMPARABLE PARTS

View a parametric search of comparable parts.

## EVALUATION KITS

$\qquad$

- AD5676 and AD5676R Evaluation Board


## DOCUMENTATION

## Data Sheet

- AD5676: Octal,16-Bit nanoDAC+ with SPI Interface Data Sheet


## User Guides

- UG-814: Evaluating the AD5676/AD5676R Octal, 16-Bit nanoDAC+


## TOOLS AND SIMULATIONS

- AD5676/AD5676R IBIS Model


## DESIGN RESOURCES

- AD5676 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints


## DISCUSSIONS

View all AD5676 EngineerZone Discussions.

## SAMPLE AND BUY

Visit the product page to see pricing options.

## TECHNICAL SUPPORT $\square$

Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK

Submit feedback for this data sheet.

## TABLE OF CONTENTS

Features .....  1
Applications .....
General Description ..... 1
Product Highlights .....  1
Functional Block Diagram .....  1
Revision History ..... 2
Specifications ..... 3
AC Characteristics ..... 5
Timing Characteristics ..... 6
Daisy-Chain and Readback Timing Characteristics ..... 7
Absolute Maximum Ratings .....  8
Thermal Resistance .....  8
ESD Caution .....  8
Pin Configuration and Function Descriptions ..... 9
Typical Performance Characteristics ..... 11
Terminology ..... 17
Theory of Operation ..... 19
Digital-to-Analog Converter ..... 19
Transfer Function ..... 19
DAC Architecture ..... 19
Serial Interface ..... 20

## REVISION HISTORY

10/15-Rev. A to Rev. B

$\qquad$
Universal
Changes to Features Section, General Description Section,Table 1, Product Highlights Section, and Figure 11
Changes to Table 2 .....  3
Deleted Figure 5; Renumbered Sequentially ..... 8
Change to Table 5 ..... 8
Added Table 6; Renumbered Sequentially ..... 8
Change to Table 7 ..... 9
Added Figure 6 and Table 8. ..... 10
Change to Figure 10 to Figure 12 ..... 11
Change to Figure 13 to Figure 18 ..... 12
Changes to Figure 19, Figure 20, and Figure 22 ..... 13
Change to Figure 25, Figure 28, and Figure 30 ..... 14
Change to Figure 31, Figure 34, Figure 35, and Figure 36 ..... 15
Change to Figure 37 and Figure 38 ..... 16
Changes to Transfer Function Section and Output Amplifiers Section. ..... 19
Change to Table 9 ..... 20
Changes to Write to and Update DAC Channel n (Independentof $\overline{\text { LDAC }}$ ) Section21
Standalone Operation ..... 21
Write and Update Commands ..... 21
Daisy-Chain Operation ..... 21
Readback Operation ..... 22
Power-Down Operation ..... 22
Load DAC (Hardware LDAC Pin) ..... 23
$\overline{\text { LDAC }}$ Mask Register ..... 23
Hardware Reset ( $\overline{\mathrm{RESET}})$ ..... 24
Reset Select Pin (RSTSEL) ..... 24
Amplifier Gain Selection on LFCSP Package ..... 24
Applications Information ..... 25
Power Supply Recommendations ..... 25
Microprocessor Interfacing. ..... 25
AD5676 to ADSP-BF531 Interface ..... 25
AD5676 to SPORT Interface ..... 25
Layout Guidelines ..... 25
Galvanically Isolated Interface ..... 26
Outline Dimensions ..... 27
Ordering Guide ..... 27
Changes to Readback Operation Section ..... 22
Changes to $\overline{\text { LDAC }}$ Mask Register Section and Table 14 ..... 23
Changes to Reset Select Pin (RSTSEL) Section. ..... 24
Added Amplifier Gain Selection on LFCSP Section, Table 16, and Table 17 ..... 24
Added Figure 53, Outline Dimensions. ..... 27
Changes to Ordering Guide ..... 27
2/15—Rev. 0 to Rev. A
Changes to Table 2 ..... 3
Change to RESET Pulse Activation Time Parameter, Table 4 .....  6
Change to Terminology Section ..... 17
Changes to Transfer Function Section and Output AmplifiersSection.19
Changes to Hardware Reset ( $\overline{\mathrm{RESET}}$ ) Section ..... 24
Changes to Ordering Guide ..... 27
10/14—Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 1.8 \mathrm{~V} \leq \mathrm{V}_{\text {Logic }} \leq 5.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$, all specifications $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted.
Table 2.


${ }^{1}$ DC specifications tested with the outputs unloaded, unless otherwise noted. Upper dead band $=10 \mathrm{mV}$ and exists only when $V_{\text {REF }}=V_{D D}$ with gain $=1$ or when $V_{\text {REF }} / 2=$ $V_{D D}$ with gain $=2$. Linearity calculated using a reduced code range of 256 to 65,280.
${ }^{2}$ See the Terminology section.
${ }^{3}$ Guaranteed by design and characterization; not production tested.
${ }^{4}$ Channel 0, Channel 1, Channel 2, and Channel 3 can together source/sink 40 mA . Similarly, Channel 4, Channel 5, Channel 6, and Channel 7 can together source/sink 40 mA up to a junction temperature of $125^{\circ} \mathrm{C}$.
${ }^{5} \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$. The AD5676 includes current limiting that is intended to protect the device during temporary overload conditions. Junction temperature can be exceeded during current limit. Operation above the specified maximum operation junction temperature may impair device reliability.
${ }^{6}$ When drawing a load current at either rail, the output voltage headroom with respect to that rail is limited by the $25 \Omega$ typical channel resistance of the output devices. For example, when sinking 1 mA , the minimum output voltage $=25 \Omega \times 1 \mathrm{~mA}=25 \mathrm{mV}$.
${ }^{7}$ Interface inactive. All DACs active. DAC outputs unloaded.
${ }^{8}$ All DACs powered down.

## AC CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to $\mathrm{GND}, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ to $\mathrm{GND}, 1.8 \mathrm{~V} \leq \mathrm{V}_{\text {LOGIC }} \leq 5.5 \mathrm{~V}$, all specifications $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Guaranteed by design and characterization, not production tested.

Table 3.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage Settling Time ${ }^{1}$ |  | 5 | 8 | $\mu \mathrm{s}$ | $1 / 4$ to $3 / 4$ scale settling to $\pm 2$ LSB |
| Slew Rate |  | 0.8 |  | $\mathrm{V} / \mathrm{\mu s}$ |  |
| Digital-to-Analog Glitch Impulse ${ }^{1}$ |  | 1.4 |  | n - -sec | 1 LSB change around major carry, gain $=1$ |
| Digital Feedthrough ${ }^{1}$ |  | 0.13 |  | nV -sec |  |
| Digital Crosstalk ${ }^{1}$ |  | 0.1 |  | n - -sec |  |
| Analog Crosstalk ${ }^{1}$ |  | -0.25 |  | nV -sec | Gain $=1$ |
|  |  | -1.3 |  | nV -sec | Gain $=2$ |
| DAC-to-DAC Crosstalk ${ }^{1}$ |  | -2.0 |  | nV -sec |  |
| Total Harmonic Distortion (THD) ${ }^{1,2}$ |  | -80 |  | dB | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, bandwidth $=20 \mathrm{kHz}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, fout $=1 \mathrm{kHz}$ |
| Output Noise Spectral Density (NSD) ${ }^{1}$ |  | 300 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ | DAC code $=$ midscale, bandwidth $=10 \mathrm{kHz}$, gain $=2$ |
| Output Noise |  | 6 |  | $\mu \mathrm{V}$ p-p | 0.1 Hz to 10 Hz , gain $=1$ |
| Signal-to-Noise Ratio (SNR) |  | 90 |  | dB | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, bandwidth $=20 \mathrm{kHz}, \mathrm{V}_{\text {DD }}=5 \mathrm{~V}$, fout $=1 \mathrm{kHz}$ |
| Spurious-Free Dynamic Range (SFDR) |  | 83 |  | dB | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, bandwidth $=20 \mathrm{kHz}, \mathrm{V}_{\text {DD }}=5 \mathrm{~V}$, fout $=1 \mathrm{kHz}$ |
| Signal-to-Noise-and-Distortion Ratio (SINAD) |  | 80 |  | dB | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, bandwidth $=20 \mathrm{kHz}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, fout $=1 \mathrm{kHz}$ |

[^0]
## AD5676

## TIMING CHARACTERISTICS

All input signals are specified with $t_{R}=t_{F}=1 \mathrm{~ns} / \mathrm{V}\left(10 \%\right.$ to $90 \%$ of $\left.V_{D D}\right)$ and timed from a voltage level of $\left(V_{I L}+V_{I H}\right) / 2$. See Figure 2 . $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 1.8 \mathrm{~V} \leq \mathrm{V}_{\text {LOGIC }} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=2.5 \mathrm{~V}$, all specifications $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted.

Table 4.

| Parameter ${ }^{1}$ | Symbol | $1.8 \mathrm{~V} \leq \mathrm{V}_{\text {LoGic }}<2.7 \mathrm{~V}$ |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {LoGic }} \leq 5.5 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| SCLK Cycle Time | $\mathrm{t}_{1}$ | 20 |  | 20 |  | ns |
| SCLK High Time | $\mathrm{t}_{2}$ | 4 |  | 1.7 |  | ns |
| SCLK Low Time | $\mathrm{t}_{3}$ | 4.5 |  | 4.3 |  | ns |
| $\overline{\text { SYNC }}$ to SCLK Falling Edge Setup Time | $\mathrm{t}_{4}$ | 15.1 |  | 10.1 |  | ns |
| Data Setup Time | $\mathrm{t}_{5}$ | 0.8 |  | 0.8 |  | ns |
| Data Hold Time | $\mathrm{t}_{6}$ | +0.1 |  | -0.8 |  | ns |
| SCLK Falling Edge to $\overline{\text { SYNC }}$ Rising Edge | $\mathrm{t}_{7}$ | 0.95 |  | 1.25 |  | ns |
| Minimum $\overline{\text { SYNC }}$ High Time (Single, Combined, or All Channel Update) | $\mathrm{t}_{8}$ | 9.65 |  | 6.75 |  | ns |
| $\overline{\text { SYNC Falling Edge to SCLK Fall Ignore }}$ | $\mathrm{t}_{9}$ | 4.75 |  | 9.7 |  | ns |
|  | $\mathrm{t}_{10}$ | 4.85 |  | 5.45 |  | ns |
| SCLK Falling Edge to $\overline{\text { LDAC }}$ Rising Edge | $\mathrm{t}_{11}$ | 41.25 |  | 25 |  | ns |
| SCLK Falling Edge to $\overline{\text { LDAC }}$ Falling Edge | $\mathrm{t}_{12}$ | 26.35 |  | 20.3 |  | ns |
| $\overline{\text { RESET }}$ Minimum Pulse Width Low | $\mathrm{t}_{13}$ | 4.8 |  | 6.2 |  | ns |
| $\overline{\text { RESET Pulse Activation Time }}$ | $\mathrm{t}_{14}$ | 132 |  | 80 |  | ns |
| Power-Up Time ${ }^{2}$ |  | 5.15 |  | 5.18 |  | $\mu \mathrm{s}$ |

[^1]

Figure 2. Serial Write Operation

## DAISY-CHAIN AND READBACK TIMING CHARACTERISTICS

All input signals are specified with $t_{R}=t_{F}=1 \mathrm{~ns} / \mathrm{V}\left(10 \%\right.$ to $90 \%$ of $\left.\mathrm{V}_{\mathrm{DD}}\right)$ and timed from a voltage level of $\left(\mathrm{V}_{\mathrm{IL}}+\mathrm{V}_{\mathrm{IH}}\right) / 2$. See Figure 4. $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 1.8 \mathrm{~V} \leq \mathrm{V}_{\text {LOGIC }} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=2.5 \mathrm{~V}$, all specifications $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted.

Table 5.

| Parameter ${ }^{1}$ | Symbol | $1.8 \mathrm{~V} \leq \mathrm{V}_{\text {LoGIC }}<2.7 \mathrm{~V}$ |  | 2.7 V $\leq \mathrm{V}_{\text {LoGIC }} \leq 5.5 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| SCLK Cycle Time | $\mathrm{t}_{1}$ | 120 |  | 83.3 |  | ns |
| SCLK High Time | $\mathrm{t}_{2}$ | 33 |  | 25.3 |  | ns |
| SCLK Low Time | $\mathrm{t}_{3}$ | 2.8 |  | 3.25 |  | ns |
| $\overline{\text { SYNC }}$ to SCLK Falling Edge | $\mathrm{t}_{4}$ | 75 |  | 50 |  | ns |
| Data Setup Time | $\mathrm{t}_{5}$ | 1.2 |  | 0.5 |  | ns |
| Data Hold Time | $\mathrm{t}_{6}$ | 0.3 |  | 0.4 |  | ns |
| SCLK Falling Edge to $\overline{\text { SYNC }}$ Rising Edge | $\mathrm{t}_{7}$ | 16.2 |  | 13 |  | ns |
| Minimum $\overline{\text { SYNC }}$ High Time | $\mathrm{t}_{8}$ | 55.1 |  | 45 |  | ns |
| SDO Data Valid from SCLK Rising Edge | $\mathrm{t}_{10}$ | 21.5 |  | 22.7 |  | ns |
| SCLK Falling Edge to $\overline{\text { SYNC Rising Edge }}$ | $\mathrm{t}_{11}$ | 24.4 |  | 20.3 |  | ns |
| $\overline{\text { SYNC }}$ Rising Edge to SCLK Rising Edge | $\mathrm{t}_{12}$ | 85.5 |  | 54 |  | ns |

${ }^{1}$ Maximum SCLK frequency is 25 MHz or 15 MHz at $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{LOGI}} \leq \mathrm{V}_{\mathrm{DD}}$. Guaranteed by design and characterization; not production tested.

## Circuit Diagram and Daisy-Chain and Readback Timing Diagrams



Figure 3. Load Circuit for Digital Output (SDO) Timing Specifications


Figure 4. Daisy-Chain Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 5.

| Parameter | Rating |
| :---: | :---: |
| $V_{\text {DD }}$ to GND | -0.3 V to +7V |
| V Logic to GND | -0.3 V to +7 V |
| Vout to GND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| $V_{\text {REF }}$ to GND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Digital Input Voltage to GND | -0.3 V to $\mathrm{V}_{\text {Logic }}+0.3 \mathrm{~V}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $125^{\circ} \mathrm{C}$ |
| Reflow Soldering Peak Temperature, Pb-Free (J-STD-020) | $260^{\circ} \mathrm{C}$ |
| ESD Ratings |  |
| Human Body Model (HBM) | 2 kV |
| Field-Induced Charged Device Model (FICDM) | 1.5 kV |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

The design of the thermal board requires close attention. Thermal resistance is highly impacted by the printed circuit board (PCB) being used, layout, and environmental conditions.

Table 6. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | $\boldsymbol{\theta}_{\mathrm{J}}$ | $\boldsymbol{\theta}_{\mathrm{J}}$ | $\boldsymbol{\Psi}_{\mathrm{J}}$ | $\boldsymbol{\Psi}_{\mathrm{JB}}$ | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 20-Lead TSSOP <br> $($ RU-20) | 98.65 | 44.39 | 17.58 | 1.77 | 43.9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 20-Lead LFCSP <br> (CP-20-8) | 82 | 16.67 | 32.5 | 0.43 | 22 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board. See JEDEC JESD51
${ }^{2}$ Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board with nine thermal vias. See JEDEC JESD51.

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 5. 20-Lead TSSOP Pin Configuration
Table 7. 20-Lead TSSOP Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | Vout1 | Analog Output Voltage from DAC 1. The output amplifier has rail-to-rail operation. |
| 2 | Vout0 | Analog Output Voltage from DAC 0. The output amplifier has rail-to-rail operation. |
| 3 | $V_{\text {DD }}$ | Power Supply Input. The AD5676 operates from 2.7 V to 5.5 V . Decouple $\mathrm{V}_{\mathrm{DD}}$ with a $10 \mu \mathrm{~F}$ capacitor in parallel with a $0.1 \mu \mathrm{~F}$ capacitor to GND. |
| 4 | V ${ }_{\text {LOGIC }}$ | Digital Power Supply. Voltage ranges from 1.8 V to 5.5 V . |
| 5 | $\overline{\text { SYNC }}$ | Active Low Control Input. This is the frame synchronization signal for the input data. When $\overline{\text { SYNC }}$ goes low, data transfers in on the falling edges of the next 24 clocks. |
| 6 | SCLK | Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data transfers at rates of up to 50 MHz . |
| 7 | SDI | Serial Data Input. The AD5676 has a 24 -bit input shift register. Data is clocked into the register on the falling edge of the serial clock input. |
| 8 | GAIN | Span Set. When this pin is tied to GND, all eight DAC outputs have a span from 0 V to $\mathrm{V}_{\text {REF. If }}$. this pin is tied to $\mathrm{V}_{\text {Logic, }}$ all eight DACs output a span of 0 V to $2 \times \mathrm{V}_{\text {REF }}$. |
| 9 | Vout7 | Analog Output Voltage from DAC 7. The output amplifier has rail-to-rail operation. |
| 10 | Vout6 | Analog Output Voltage from DAC 6. The output amplifier has rail-to-rail operation. |
| 11 | Vout5 | Analog Output Voltage from DAC 5. The output amplifier has rail-to-rail operation. |
| 12 | Vout4 | Analog Output Voltage from DAC 4. The output amplifier has rail-to-rail operation. |
| 13 | GND | Ground Reference Point for All Circuitry on the Device. |
| 14 | RSTSEL | Power-On Reset. Tie this pin to GND to power up all eight DACs to zero scale. Tie this pin to V Logic to power up all eight DACs to midscale. |
| 15 | $\overline{\text { LDAC }}$ | Load DAC. $\overline{\text { LDAC }}$ operates in two modes, asynchronously and synchronously. Pulsing this pin low allows any or all DAC registers to be updated if the input registers have new data. This allows all DAC outputs to update simultaneously. This pin can also be tied permanently low. |
| 16 | SDO | Serial Data Output. Use this pin to daisy-chain a number of devices together, or use it for readback. The serial data transfers on the rising edge of SCLK and is valid on the falling edge. |
| 17 | $\overline{\text { RESET }}$ | Asynchronous Reset Input. The $\overline{\text { RESET }}$ input is falling edge sensitive. When $\overline{\text { RESET }}$ is low, all $\overline{\mathrm{LDAC}}$ pulses are ignored. When $\overline{\text { RESET }}$ is activated, the input register and the DAC register are updated with zero scale or midscale, depending on the state of the RSTSEL pin. |
| 18 | $V_{\text {ReF }}$ | Reference Input Voltage. |
| 19 | Vout3 | Analog Output Voltage from DAC 3. The output amplifier has rail-to-rail operation. |
| 20 | Vout2 | Analog Output Voltage from DAC 2. The output amplifier has rail-to-rail operation. |



NIC = NOT INTERNALLY CONNECTED
Figure 6. 20-Lead LFCSP Pin Configuration
Table 8. 20-Lead LFCSP Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | VDD | Power Supply Input. The AD5676 operate from 2.7 V to 5.5 V . Decouple $\mathrm{V}_{\mathrm{DD}}$ with a $10 \mu \mathrm{~F}$ capacitor in parallel with a $0.1 \mu \mathrm{~F}$ capacitor to GND. |
| 2 | $\mathrm{V}_{\text {Logic }}$ | Digital Power Supply. The voltage on this pin ranges from 1.8 V to 5.5 V . |
| 3 | $\overline{\text { SYNC }}$ | Active Low Control Input. This is the frame synchronization signal for the input data. When $\overline{\text { SYNC goes low, data }}$ transfers in on the falling edges of the next 24 clocks. |
| 4 | SCLK | Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data transfers at rates of up to 50 MHz . |
| 5 | SDI | Serial Data Input. This device has a 24-bit input shift register. Data is clocked into the register on the falling edge of the serial clock input. |
| 6 | Vout7 | Analog Output Voltage from DAC 7. The output amplifier has rail-to-rail operation. |
| 7 | Vout6 | Analog Output Voltage from DAC 6. The output amplifier has rail-to-rail operation. |
| 8 | Vout5 | Analog Output Voltage from DAC 5. The output amplifier has rail-to-rail operation. |
| 9 | Vout4 | Analog Output Voltage from DAC 4. The output amplifier has rail-to-rail operation. |
| 10, 16 | NIC | Not Internally Connected |
| 11 | GND | Ground Reference Point for All Circuitry on the Device. |
| 12 | $\overline{\text { LDAC }}$ | Load DAC. $\overline{\text { LDAC }}$ operates in two modes, asynchronously and synchronously. Pulsing this pin low allows any or all DAC registers to be updated if the input registers have new data. That allows all DAC outputs to simultaneously update. This pin can also be tied permanently low. |
| 13 | SDO | Serial Data Output. This pin can be used to daisy-chain a number of devices together, or it can be used for readback. The serial data transfers on the rising edge of SCLK and is valid on the falling edge. |
| 14 | $\overline{\text { RESET }}$ | Asynchronous Reset Input. The $\overline{\mathrm{RESET}}$ input is falling edge sensitive. When $\overline{\mathrm{RESET}}$ is low, all $\overline{\mathrm{LDAC}}$ pulses are ignored. When $\overline{\text { RESET }}$ is activated, the input register and the DAC register are updated with zero scale or midscale, depending on the state of the RSTSEL pin. |
| 15 | $V_{\text {REF }}$ | Reference Input Voltage. |
| 17 | Vout3 | Analog Output Voltage from DAC 3. The output amplifier has rail-to-rail operation. |
| 18 | Vout2 | Analog Output Voltage from DAC 2. The output amplifier has rail-to-rail operation. |
| 19 | Vout1 | Analog Output Voltage from DAC 1. The output amplifier has rail-to-rail operation. |
| 20 | $\begin{aligned} & \text { Vout0 } \\ & \text { EPAD } \end{aligned}$ | Analog Output Voltage from DAC 0 . The output amplifier has rail-to-rail operation. Exposed Pad. The exposed pad must be tied to GND. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 7. INL Error vs. Code


Figure 8. DNL Error vs. Code


Figure 9. TUE vs. Code


Figure 10. INL Error vs. Temperature


Figure 11. DNL Error vs. Temperature


Figure 12. TUE vs. Temperature


Figure 13. INL Error vs. Supply Voltage


Figure 14. DNL Error vs. Supply Voltage


Figure 15. TUE vs. Supply Voltage


Figure 16. Gain Error and Full-Scale Error vs. Temperature


Figure 17. Gain Error and Full-Scale Error vs. Supply Voltage


Figure 18. Zero Code Error and Offset Error vs. Temperature


Figure 19. Zero Code Error and Offset Error vs. Supply Voltage


Figure 20. IDD Histogram with External Reference


Figure 21. Headroom/Footroom ( $\Delta$ Vout) vs. Load Current


Figure 22. Source and Sink Capability at 5 V


Figure 23. Source and Sink Capability at 3 V


Figure 24. Supply Current (IDD) vs. Code


Figure 25. Supply Current (IDD) vs. Temperature


Figure 26. Supply Current (IDD) vs. Supply Voltage


Figure 27. Supply Current (IDD) vs. Logic Input Voltage


Figure 28. Full-Scale Settling Time


Figure 29. Power-On Reset to 0 V and Midscale


Figure 30. Exiting Power-Down to Midscale


Figure 31. Digital-to-Analog Glitch Impulse


Figure 32. Analog Crosstalk


Figure 33. DAC-to-DAC Crosstalk


Figure 34. 0.1 Hz to 10 Hz Output Noise


Figure 35. Noise Spectral Density (NSD)


Figure 36. THD at 1 kHz


Figure 37. Settling Time vs. Capacitive Load


Figure 38. Settling Time, 5.5 V


Figure 39. Hardware Reset


Figure 40. Multiplying Bandwidth, External Reference

## TERMINOLOGY

Relative Accuracy or Integral Nonlinearity (INL)
For the DAC, relative accuracy or integral nonlinearity is a measurement of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function.

## Differential Nonlinearity (DNL)

DNL is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified DNL of $\pm 1$ LSB maximum ensures monotonicity. The AD5676 is guaranteed monotonic by design.

## Zero Code Error

Zero code error is a measurement of the output error when zero code ( $0 \times 0000$ ) is loaded to the DAC register. Ideally, the output is 0 V . The zero code error is always positive because the output of the DAC cannot go below 0 V due to a combination of the offset errors in the DAC and the output amplifier. Zero code error is expressed in mV .

## Full-Scale Error

Full-scale error is a measurement of the output error when fullscale code ( 0 xFFFF ) is loaded to the DAC register. Ideally, the output should be $V_{D D}-1$ LSB. Full-scale error is expressed in percent of full-scale range (\% of FSR).

## Gain Error

Gain error is a measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from the ideal expressed as \% of FSR.

## Offset Error Drift

Offset error drift is a measurement of the change in offset error with a change in temperature. It is expressed in $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$.

## Offset Error

Offset error is a measure of the difference between $V_{\text {Out }}$ (actual) and Vout (ideal) expressed in mV in the linear region of the transfer function. Offset error is measured with Code 256 loaded in the DAC register. It can be negative or positive.

## DC Power Supply Rejection Ratio (PSRR)

PSRR indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is the ratio of the change in Vout to the change in $V_{D D}$ for full-scale output of the DAC. It is measured in $\mathrm{mV} / \mathrm{V}$. $\mathrm{V}_{\text {REF }}$ is held at 2 V , and $\mathrm{V}_{\mathrm{DD}}$ is varied by $\pm 10 \%$.

## Output Voltage Settling Time

Output voltage settling time is the amount of time it takes for the output of a DAC to settle to a specified level for a $1 / 4$ to $3 / 4$ full-scale input change and is measured from the rising edge of $\overline{\text { SYNC. }}$

## Digital-to-Analog Glitch Impulse

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is normally specified as the area of the glitch in nV-sec, and is measured when the digital input code is changed by 1 LSB at the major carry transition (0x7FFF to 0x8000).

## Digital Feedthrough

Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital inputs of the DAC, but is measured when the DAC output is not updated. It is specified in nV -sec, and measured with a full-scale code change on the data bus, that is, from all 0 s to all 1 s and vice versa.

## Noise Spectral Density (NSD)

NSD is a measurement of the internally generated random noise. Random noise is characterized as a spectral density $(\mathrm{nV} / \sqrt{ } \mathrm{Hz})$. It is measured by loading the DAC to midscale and measuring noise at the output. It is measured in $n \mathrm{~V} / \sqrt{ } \mathrm{Hz}$.

## DC Crosstalk

DC crosstalk is the dc change in the output level of one DAC in response to a change in the output of another DAC. It is measured with a full-scale output change on one DAC (or soft power-down and power-up) while monitoring another DAC kept at midscale. It is expressed in $\mu \mathrm{V}$.
DC crosstalk due to load current change is a measure of the impact that a change in load current on one DAC has to another DAC kept at midscale. It is expressed in $\mu \mathrm{V} / \mathrm{mA}$.

## Digital Crosstalk

Digital crosstalk is the glitch impulse transferred to the output of one DAC at midscale in response to a full-scale code change (all 0 s to all $1 s$ and vice versa) in the input register of another DAC. It is measured in standalone mode and is expressed in nV -sec.

## Analog Crosstalk

Analog crosstalk is the glitch impulse transferred to the output of one DAC due to a change in the output of another DAC. To measure analog crosstalk, load one of the input registers with a fullscale code change (all 0 s to all 1 s and vice versa). Then, execute a software $\overline{\mathrm{LDAC}}$ and monitor the output of the DAC whose digital code was not changed. The area of the glitch is expressed in nV-sec.

## DAC-to-DAC Crosstalk

DAC-to-DAC crosstalk is the glitch impulse transferred to the output of one DAC due to a digital code change and subsequent analog output change of another DAC. It is measured by loading the attack channel with a full-scale code change (all 0 s to all 1 s and vice versa), using the write to and update commands while monitoring the output of the victim channel that is at midscale. The energy of the glitch is expressed in nV-sec.

## Multiplying Bandwidth

The amplifiers within the DAC have a finite bandwidth. The multiplying bandwidth is a measure of this. A sine wave on the reference with full-scale code loaded to the DAC appears on the output. The multiplying bandwidth is the frequency at which the output amplitude falls to 3 dB below the input.

## Total Harmonic Distortion (THD)

THD is the difference between an ideal sine wave and its attenuated version using the DAC. The sine wave is used as the reference for the DAC, and the THD is a measurement of the harmonics present on the DAC output. THD is measured in decibels.

## THEORY OF OPERATION <br> DIGITAL-TO-ANALOG CONVERTER

The AD5676 is an octal 16-bit, serial input, voltage output DAC. The device operates from supply voltages of 2.7 V to 5.5 V . Data is written to the AD5676 in a 24 -bit word format via a 3 -wire serial interface. The AD5676 incorporates a power-on reset circuit to ensure that the DAC output powers up to a known output state. The device also has a software power-down mode that reduces the typical current consumption to typically $1 \mu \mathrm{~A}$.

## TRANSFER FUNCTION

The gain of the output amplifier can be set to $\times 1$ or $\times 2$ using the gain select pin (GAIN) on the TSSOP package or the gain bit on the LFCSP package. When the GAIN pin is tied to GND, all eight DAC outputs have a span from 0 V to $\mathrm{V}_{\text {ref. }}$. When the GAIN pin is tied to $V_{\text {LOGIC }}$, all eight DACs output a span of 0 V to $2 \times \mathrm{V}_{\text {REF }}$. When using the LFCSP package, the gain bit in the gain setup register is used to set the gain of the output amplifier. The gain bit is 0 by default. When the gain bit is 0 the output span of all eight DACs is 0 V to $\mathrm{V}_{\text {ref. }}$. When the gain bit is 1 the output span of all eight DACs is 0 V to $2 \times \mathrm{V}_{\text {ref. }}$. The gain bit is ignored on the TSSOP package.

## DAC ARCHITECTURE

The DAC architecture implements a segmented string DAC with an internal output buffer. Figure 41 shows the internal block diagram.


Figure 41. Single DAC Channel Architecture Block Diagram

Figure 42 shows the simplified segmented resistor string DAC structure. The code loaded to the DAC register determines the switch on the string that is connected to the output buffer.
Because each resistance in the string has the same value, $R$, the string DAC is guaranteed monotonic.


Figure 42. Simplified Resistor String Structure

## Output Amplifiers

The output buffer amplifier generates rail-to-rail voltages on its output, which gives an output range of 0 V to $\mathrm{V}_{\mathrm{DD}}$. The actual range depends on the value of $\mathrm{V}_{\text {REF }}$, the gain setting, the offset error, and the gain error.
The output amplifiers can drive a load of $1 \mathrm{k} \Omega$ in parallel with 10 nF to GND. The slew rate is $0.8 \mathrm{~V} / \mu \mathrm{s}$ with a typical $1 / 4$ to $3 / 4$ scale settling time of $5 \mu \mathrm{~s}$.

## SERIAL INTERFACE

The AD5676 has a 3-wire serial interface ( $\overline{\text { SYNC }}$, SCLK, and SDI) that is compatible with SPI, QSPI"', and MICROWIRE interface standards as well as most DSPs. See Figure 2 for a timing diagram of a typical write sequence. The AD5676 contains an SDO pin that allows the user to daisy chain multiple devices together (see the Daisy-Chain Operation section) or for readback.

## Input Shift Register

The input shift register of the AD5676 is 24 bits wide. Data is loaded MSB first (DB23), and the first four bits are the command bits, C3 to C0 (see Table 9), followed by the 4 -bit DAC address bits, A3 to A0 (see Table 10), and finally, the 16bit data-word.

The data-word comprises 16 -bit input code, followed by zero, two, or four don't care bits. These data bits are transferred to the input register on the 24 falling edges of SCLK and are updated on the rising edge of $\overline{\text { SYNC. }}$.
Commands execute on individual DAC channels, combined DAC channels, or on all DACs, depending on the address bits selected.

Table 9. Command Bit Definitions

| Command |  |  |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| C3 | C2 | C1 | C0 |  |
| 0 | 0 | 0 | 0 | No operation |
| 0 | 0 | 0 | 1 | Write to Input Register n (where $\mathrm{n}=1$ to 8 , depending on the DAC selected from the address bits in Table 10), dependent on $\overline{\text { LDAC }}$ |
| 0 | 0 | 1 | 0 | Update the DAC register with contents of Input Register n |
| 0 | 0 | 1 | 1 | Write to and update DAC Channel n |
| 0 | 1 | 0 | 0 | Power down/power up the DAC |
| 0 | 1 | 0 | 1 | Hardware $\overline{\text { LDAC }}$ mask register |
| 0 | 1 | 1 | 0 | Software reset (power-on reset) |
| 0 | 1 | 1 | 1 | Gain setup register (LFCSP package only) |
| 1 | 0 | 0 | 0 | Set up the DCEN register (daisy-chain enable) |
| 1 | 0 | 0 | 1 | Set up the readback register (readback enable) |
| 1 | 0 | 1 | 0 | Update all channels of the input register simultaneously with the input data |
| 1 | 0 | 1 | 1 | Update all channels of the DAC register and input register simultaneously with the input data |
| 1 | 1 | 0 | 0 | Reserved |
| $\cdots$ | 1 1 | 1 1 | 1 1 | Reserved |

Table 10. Address Bits and Selected DACs

| Address Bits |  |  |  | Selected Output DAC Channel ${ }^{1}$ |
| :---: | :---: | :---: | :---: | :---: |
| A3 | A2 | A1 | AO |  |
| 0 | 0 | 0 | 0 | DAC 0 |
| 0 | 0 | 0 | 1 | DAC 1 |
| 0 | 0 | 1 | 0 | DAC 2 |
| 0 | 0 | 1 | 1 | DAC 3 |
| 0 | 1 | 0 | 0 | DAC 4 |
| 0 | 1 | 0 | 1 | DAC 5 |
| 0 | 1 | 1 | 0 | DAC 6 |
| 0 | 1 | 1 | 1 | DAC 7 |

${ }^{1}$ Any combination of DAC channels can be selected using the address bits.


Figure 43. Input Shift Register Content

## STANDALONE OPERATION

The write sequence begins by bringing the $\overline{\text { SYNC }}$ line low. Data from the SDI line is clocked into the 24 -bit input shift register on the falling edge of SCLK. After the last of the 24 data bits is clocked in, bring $\overline{\text { SYNC }}$ high. The programmed function is then executed, that is, an $\overline{\mathrm{LDAC}}$ dependent change in the DAC register contents and/or a change in the mode of operation occurs.
If $\overline{\text { SYNC }}$ is taken high at a clock before the $24^{\text {th }}$ clock, it is considered a valid frame, and invalid data may be loaded to the DAC. Bring $\overline{\text { SYNC }}$ high for a minimum of 9.65 ns (single channel, see $\mathrm{t}_{8}$ in Table 4) before the next write sequence so that a falling edge of $\overline{\text { SYNC }}$ can initiate the next write sequence. Idle $\overline{\text { SYNC }}$ at the rails between write sequences for even lower power operation. The $\overline{\text { SYNC }}$ line is kept low for 24 falling edges of SCLK, and the DAC is updated on the rising edge of SYNC.
When data is transferred into the input register of the addressed DAC, all DAC registers and outputs update by taking $\overline{\text { LDAC }}$ low while the $\overline{\text { SYNC }}$ line is high.

## WRITE AND UPDATE COMMANDS

## Write to Input Register $n$ (Dependent on $\overline{\text { LDAC) }}$

Command 0001 allows the user to write to the dedicated input register for each DAC individually. When $\overline{\mathrm{LDAC}}$ is low, the input register is transparent (if not controlled by the $\overline{\mathrm{LDAC}}$ mask register).

## Update DAC Register with Contents of Input Register n

Command 0010 loads the DAC registers and outputs with the contents of the selected input registers and updates the DAC outputs directly.

## Write to and Update DAC Channel $n$ (Independent of $\overline{L D A C)}$

Command 0011 allows the user to write to the DAC registers and updates the DAC outputs directly. Bit D7 to Bit D0 determine which DACs have data from the input register transferred to the DAC register. Setting a bit to 1 transfers data from the input register to the appropriate DAC register.

## DAISY-CHAIN OPERATION

For systems that contain several DACs, the SDO pin can daisy chain several devices together and is enabled through a software executable daisy-chain enable (DCEN) command. Command 1000 is reserved for this DCEN function (see Table 9). The daisy-chain mode is enabled by setting Bit DB0 in the DCEN register. The default setting is standalone mode, where $\mathrm{DB} 0=0$. Table 11 shows how the state of the bit corresponds to the mode of operation of the device.

Table 11. Daisy-Chain Enable (DCEN) Register

| DB0 | Description |
| :--- | :--- |
| 0 | Standalone mode (default) |
| 1 | DCEN mode |


*ADDITIONAL PINS OMITTED FOR CLARITY.

Figure 44. Daisy-Chaining the AD5676
The SCLK pin is continuously applied to the input shift register when SYNC is low. If more than 24 clock pulses are applied, the data ripples out of the input shift register and appears on the SDO line. This data is clocked out on the rising edge of SCLK and is valid on the falling edge. By connecting this line to the SDI input on the next DAC in the chain, a daisy-chain interface is constructed. Each DAC in the system requires 24 clock pulses. Therefore, the total number of clock cycles must equal $24 \times \mathrm{N}$, where N is the total number of devices updated. If $\overline{\text { SYNC }}$ is taken high at a clock that is not a multiple of 24 , it is considered a valid frame, and invalid data may be loaded to the DAC. When the serial transfer to all devices is complete, $\overline{\text { SYNC }}$ goes high, which latches the input data in each device in the daisy chain and prevents any further data from being clocked into the input shift register. The serial clock can be continuous or a gated clock. If $\overline{\mathrm{SYNC}}$ is held low for the correct number of clock cycles, a continuous SCLK source is used. In gated clock mode, use a burst clock containing the exact number of clock cycles, and take $\overline{\text { SYNC }}$ high after the final clock to latch the data.

## READBACK OPERATION

Readback mode is invoked through a software executable readback command. If the SDO output is disabled via the daisychain mode disable bit in the control register, it is enabled automatically for the duration of the read operation, after which it is disabled again. Command 1001 is reserved for the readback function. This command, in association with the address bits, A3 to A0, selects the DAC input register to read. Note that, during readback, only one DAC register can be selected. The remaining data bits in the write sequence are don't care bits. During the next SPI write, the data appearing on the SDO output contains the data from the previously addressed register.
For example, to read back the DAC register for Channel 0, implement the following sequence:

1. Write $0 \times 900000$ to the AD5676 input register. This configures the device for read mode with the DAC register of Channel 0 selected. Note that all data bits, DB15 to DB0, are don't care bits.
2. Follow this with a second write, a no operation (NOP) condition, 0x000000. During this write, the data from the register is clocked out on the SDO line. DB23 to DB20 contain undefined data, and the last 16 bits contain the DB19 to DB4 DAC register contents.
When $\overline{\text { SYNC }}$ is high the SDO pin is driven by a weak latch which holds the last data bit. The SDO pin can be overdriven by the SDO pin of another device, thus allowing multiple devices to be read using the same SPI interface.

## POWER-DOWN OPERATION

The AD5676 provides two separate power-down modes. Command 0100 is designated for the power-down function (see Table 9). These power-down modes are software programmable by setting 16 bits, Bit DB15 to Bit DB0, in the input shift register. There are two bits associated with each DAC channel. Table 12 shows how the state of the two bits corresponds to the mode of operation of the device.

Table 12. Modes of Operation

| Operating Mode | PD1 | PD0 |
| :--- | :--- | :--- |
| Normal Operation | 0 | 0 |
| Power-Down Modes | 0 | 1 |
| $1 \mathrm{k} \Omega$ to GND | 1 | 1 |
| $\quad$ Three-State | 1 |  |

Any or all DACs (DAC 0 to DAC 7) power down to the selected mode by setting the corresponding bits. See Table 13 for the contents of the input shift register during the power-down/ power-up operation.

When both Bit PD1 and Bit PD0 in the input shift register are set to 0 , the device works normally with its normal power consumption of 1.1 mA typically. However, for the two power-down modes, the supply current falls to $1 \mu \mathrm{~A}$ typically. Not only does the supply current fall, but the output stage is also internally switched from the output of the amplifier to a resistor network of known values. This has the advantage that the output impedance of the devices are known while the devices are in power-down mode. There are two different power-down options. The output is connected internally to GND through either a $1 \mathrm{k} \Omega$ resistor, or it is left open-circuited (three-state). The output stage is shown in Figure 45.


Figure 45. Output Stage During Power-Down
The bias generator, output amplifier, resistor string, and other associated linear circuitry shut down when power-down mode is activated. However, the contents of the DAC register are unaffected when in power-down. The DAC register updates while the device is in power-down mode. The time required to exit power-down is typically $5 \mu$ for $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$.

Table 13.24-Bit Input Shift Register Contents of Power-Down/Power-Up Operation ${ }^{1}$

|  |  |  | DAC 7 | DAC 6 | DAC 5 | DAC 4 | DAC 3 | DAC 2 | DAC 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| [DB23:DB20] | DB19 | [DB18:DB16] | [DB15: B14] | [DB13: B12] | [DB11: B10] | [DB9:DB8] | [DB7:DB6] | [DB5:DB4] | [DB3:DB2] |
| [DB1:DB0] |  |  |  |  |  |  |  |  |  |
| 0100 | 0 | XXX | [PD1:PD0] | [PD1:PD0] | [PD1:PD0] | [PD1:PD0] | [PD1:PD0] | [PD1:PD0] | [PD1:PD0] |

[^2]
## LOAD DAC (HARDWARE $\overline{\text { LDAC }}$ PIN)

The AD5676 DAC has a double buffered interface consisting of two banks of registers: input registers and DAC registers. The user can write to any combination of the input registers. Updates to the DAC register are controlled by the $\overline{\text { LDAC }}$ pin.


Figure 46. Simplified Diagram of Input Loading Circuitry for a Single DAC

## Instantaneous DAC Updating (LDAC Held Low)

$\overline{\text { LDAC }}$ is held low while data is clocked into the input register using Command 0001. Both the addressed input register and the DAC register are updated on the rising edge of SYNC and the output begins to change (see Table 15).

## Deferred DAC Updating ( $\overline{L D A C}$ is Pulsed Low)

$\overline{\text { LDAC }}$ is held high while data is clocked into the input register using Command 0001. All DAC outputs are asynchronously updated by taking $\overline{\mathrm{LDAC}}$ low after $\overline{\mathrm{SYNC}}$ is taken high. The update occurs on the falling edge of $\overline{\mathrm{LDAC}}$.

## LDAC MASK REGISTER

Command 0101 is reserved for this hardware $\overline{\mathrm{LDAC}}$ function. Address bits are ignored. Writing to the DAC using Command 0101 loads the 8-bit LDAC register (DB7 to DB0). The default for each channel is 0 ; that is, the $\overline{\mathrm{LDAC}}$ pin works normally. Setting the bits to 1 forces this DAC channel to ignore transitions on the $\overline{\mathrm{LDAC}}$ pin, regardless of the state of the hardware $\overline{\text { LDAC }}$ pin. This flexibility is useful in applications where the user wants to select which channels respond to the $\overline{\mathrm{LDAC}}$ pin.

Table 14. $\overline{\text { LDAC }}$ Overwrite Definition

| Load $\overline{\text { LDAC }}$ Register |  |  |
| :--- | :--- | :--- |
| $\overline{\text { LDAC }}$ Bits <br> (DB7 to DB0) | $\overline{\text { LDAC }}$ Pin |  |
| 0000000 | 1 or 0 | Determined by the $\overline{\text { LDAC }}$ pin. |
| 11111111 | $\mathrm{X}^{1}$ | DAC channels update and <br> override the $\overline{\text { LDAC }}$ pin. DAC <br> channels see $\overline{\text { LDAC }}$ as 1. |

${ }^{1} \mathrm{X}$ means don't care.
The $\overline{\text { LDAC }}$ register gives the user extra flexibility and control over the hardware $\overline{\text { LDAC }}$ pin (see Table 14). Setting the $\overline{\text { LDAC }}$ bits (DB0 to DB7) to 0 for a DAC channel means that the update for this channel is controlled by the hardware LDAC pin.

Table 15. Write Commands and $\overline{\text { LDAC }}$ Pin Truth Table ${ }^{1}$

| Command | Description | Hardware $\overline{\text { LDAC Pin State }}$ | Input Register Contents | DAC Register Contents |
| :--- | :--- | :--- | :--- | :--- |
| 0001 | Write to Input Register $n$ <br> (dependent on $\overline{\text { LDAC }}$ | VLoGIC <br> GND | Data update <br> Data update | No change (no update) <br> Data update |
| 0010 | Update the DAC register <br> with contents of Input <br> Register $n$ | VLoGIC <br> GND | No change <br> No change | Updated with input register contents <br> Updated with input register contents |
| 0011 | Write to and update DAC <br> Channel n | VLoGIC <br> GND | Data update <br> Data update | Data update <br> Data update |

[^3]
## HARDWARE RESET ( $\overline{\text { RESET }})$

The RESET pin is an active low reset that allows the outputs to be cleared to either zero scale or midscale. The clear code value is user selectable via the $\overline{\text { RESET }}$ select pin. It is necessary to keep the $\overline{\text { RESET }}$ pin low for a minimum time (see Table 4) to complete the operation (see Figure 2). When the $\overline{\mathrm{RESET}}$ signal is returned high, the output remains at the cleared value until a new value is programmed. While the $\overline{\mathrm{RESET}}$ pin is low, the outputs cannot be updated with a new value. A software executable reset function is also available that resets the DAC to the power-on reset code. Command 0110 is designated for this software reset function (see Table 9). Any events on the $\overline{\text { LDAC }}$ or $\overline{\text { RESET }}$ pins during power-on reset are ignored.

## RESET SELECT PIN (RSTSEL)

The AD5676 contains a power-on reset circuit that controls the output voltage during power-up. By connecting the RSTSEL pin low, the output powers up to zero scale. Note that this is outside the linear region of the DAC; by connecting the RSTSEL pin high, Voutx power up to midscale. The output remains powered up at this level until a valid write sequence is made to the DAC.

The RSTSEL pin is only available on the TSSOP package. When the AD5676 LFCSP package is used the outputs power up to 0 V .

## AMPLIFIER GAIN SELECTION ON LFCSP PACKAGE

The output amplifier gain setting for the LFCSP package is determined by the state of Bit DB2 in the Gain setup register (see Table 16 and Table 17).

Table 16. Gain Setup Register

| Bit | Description |
| :--- | :--- |
| DB2 | Amplifier gain setting |
|  | DB2 $=0 ;$ amplifier gain $=1$ (default) |
|  | DB2 $=1$; amplifier gain $=2$ |

Table 17.24-Bit Input Shift Register Contents for Gain Setup Command

| DB23 (MSB) | DB22 | DB21 | DB20 | DB19 to DB3 | DB2 | DB1 | DB0 (LSB) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 1 | 1 | Don't care | Gain | Reserved; set to 0 | Reserved; set to 0 |

## APPLICATIONS INFORMATION

## POWER SUPPLY RECOMMENDATIONS

The AD5676 is typically powered by the following supplies: $\mathrm{V}_{\mathrm{DD}}=$ 3.3 V and $\mathrm{V}_{\text {LOGIC }}=1.8 \mathrm{~V}$.

The ADP7118 can be used to power the $\mathrm{V}_{\mathrm{DD}}$ pin. The ADP160 can be used to power the $V_{\text {logic }}$ pin. This setup is shown in Figure 47. The ADP7118 can operate from input voltages up to 20 V . The ADP160 can operate from input voltages up to 5.5 V .


Figure 47. Low Noise Power Solution for the AD5676

## MICROPROCESSOR INTERFACING

Microprocessor interfacing to the AD5676 is via a serial bus that uses a standard protocol that is compatible with DSP processors and microcontrollers. The communications channel requires a 3-wire or 4 -wire interface consisting of a clock signal, a data signal, and a synchronization signal. The AD5676 requires a 24-bit data-word with data valid on the rising edge of SYNC.

## AD5676 TO ADSP-BF531 INTERFACE

The SPI interface of the AD5676 can easily connect to industrystandard DSPs and microcontrollers. Figure 48 shows the AD5676 connected to the Analog Devices, Inc. Blackfin ${ }^{\circledR}$ DSP. The Blackfin has an integrated SPI port that can connect directly to the SPI pins of the AD5676.


Figure 48. ADSP-BF531 Interface

## AD5676 TO SPORT INTERFACE

The Analog Devices ADSP-BF527 has one SPORT serial port. Figure 49 shows how a SPORT interface controls the AD5676.


Figure 49. SPORT Interface

## LAYOUT GUIDELINES

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. Design the printed circuit board (PCB) on which the AD5676 is mounted so that the AD5676 lies on the analog plane.
The AD5676 must have ample supply bypassing of $10 \mu \mathrm{~F}$ in parallel with $0.1 \mu \mathrm{~F}$ on each supply, located as close to the package as possible, ideally right up against the device. The $10 \mu \mathrm{~F}$ capacitors are the tantalum bead type. The $0.1 \mu \mathrm{~F}$ capacitor must have low effective series resistance (ESR) and low effective series inductance (ESI), such as the common ceramic types, which provide a low impedance path to ground at high frequencies to handle transient currents due to internal logic switching.
In systems where many devices are on one board, it is often useful to provide some heat sinking capability to allow the power to dissipate easily.
The GND plane on the device can be increased (as shown in Figure 50) to provide a natural heat sinking effect.


Figure 50. Pad Connection to Board

## GALVANICALLY ISOLATED INTERFACE

In many process control applications, it is necessary to provide an isolation barrier between the controller and the unit being controlled to protect and isolate the controlling circuitry from any hazardous common-mode voltages that may occur. iCoupler ${ }^{\bullet}$ products from Analog Devices provide voltage isolation in excess of 2.5 kV . The serial loading structure of the AD5676 makes the device ideal for isolated interfaces because the number of interface lines is kept to a minimum. Figure 51 shows a 4 -channel isolated interface to the AD5676 using an ADuM1400. For further information, visit www.analog.com/icoupler.

${ }^{1}$ ADDITIONAL PINS OMITTED FOR CLARITY.

Figure 51. Isolated Interface

## OUTLINE DIMENSIONS



Figure 52. 20-Lead Thin Shrink Small Outline Package [TSSOP] (RU-20)
Dimensions shown in millimeters


COMPLIANT TO JEDEC STANDARDS MO-220-wgGD.
Figure 53. 20-Lead Lead Frame Chip Scale Package [LFCSP]
$4 \mathrm{~mm} \times 4 \mathrm{~mm}$ Body and 0.75 mm Package Height (CP-20-8)
Dimensions shown in millimeters
ORDERING GUIDE

| Model ${ }^{1}$ | Resolution | Temperature Range | Accuracy | Package Description | Package Option |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AD5676ARUZ | 16 Bits | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 8$ LSB INL | 20-Lead Thin Shrink Small Outline Package [TSSOP] | RU-20 |
| AD5676ARUZ-REEL7 | 16 Bits | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 8$ LSB INL | 20-Lead Thin Shrink Small Outline Package [TSSOP] | RU-20 |
| AD5676BRUZ | 16 Bits | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 3$ LSB INL | 20-Lead Thin Shrink Small Outline Package [TSSOP] | RU-20 |
| AD5676BRUZ-REEL7 | 16 Bits | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 3$ LSB INL | 20-Lead Thin Shrink Small Outline Package [TSSOP] | RU-20 |
| AD5676ACPZ-REEL7 | 16 Bits | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 8$ LSB INL | 20-Lead Lead Frame Chip Scale Package [LFCSP] | CP-20-8 |
| AD5676ACPZ-RL | 16 Bits | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 8 \mathrm{LSB}$ INL | 20-Lead Lead Frame Chip Scale Package [LFCSP] | CP-20-8 |
| AD5676BCPZ-REEL7 | 16 Bits | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 3$ LSB INL | 20-Lead Lead Frame Chip Scale Package [LFCSP] | CP-20-8 |
| AD5676BCPZ-RL <br> EVAL-AD5676SDZ | 16 Bits | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 8 \mathrm{LSB}$ INL | 20-Lead Lead Frame Chip Scale Package [LFCSP] Evaluation Board | CP-20-8 |

${ }^{1} Z=$ RoHS Compliant Part.
$1^{2} \mathrm{C}$ refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).


[^0]:    ${ }^{1}$ See the Terminology section.
    ${ }^{2}$ Digitally generated sine wave at 1 kHz .

[^1]:    ${ }^{1}$ Maximum SCLK frequency is 50 MHz at $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 1.8 \mathrm{~V} \leq \mathrm{V}_{\text {LOGIC }} \leq \mathrm{V}_{\mathrm{DD}}$. Guaranteed by design and characterization; not production tested.
    ${ }^{2}$ Time to exit power-down to normal mode of AD5676 operation, $32^{\text {nd }}$ clock edge to $90 \%$ of DAC midscale value, with output unloaded.

[^2]:    ${ }^{1} \mathrm{X}$ means don't care.

[^3]:    ${ }^{1}$ A high to low hardware $\overline{\text { LDAC }}$ pin transition always updates the contents of the DAC register with the contents of the input register on channels that are not masked (blocked) by the $\overline{\mathrm{LDAC}}$ mask register.
    ${ }^{2}$ When $\overline{\mathrm{LDAC}}$ is permanently tied low, the $\overline{\mathrm{LDAC}}$ mask bits are ignored.

