

# ANALOG Low Power, 24-Bit, 31.25 kSPS, Sigma-Delta DEVICES ANC with True Rail-to-Rail Rufford **ADC** with True Rail-to-Rail Buffers

AD7172-4 **Data Sheet** 

#### **FEATURES**

Fast and flexible output rate: 1.25 SPS to 31.25 kSPS Channel scan data rate of 6.21 kSPS/channel (161 µs settling) **Performance specifications** 

17.2 noise free bits at 31.25 kSPS

24 noise free bits at 5 SPS

INL: ±2 ppm of FSR

85 dB rejection of 50 Hz and 60 Hz with 50 ms settling User configurable input channels

4 fully differential channels or 8 single-ended channels **Crosspoint multiplexer** 

True rail-to-rail analog and reference input buffers Internal or external clock

**Power supply** 

AVDD1 = 3.0 V to 5.5 V, AVDD2 = IOVDD = 2 V to 5.5 V Split supply with AVDD1 and AVSS at ±2.5 V or ±1.65 V

ADC current: 1.5 mA

Temperature range: -40°C to +105°C

3- or 4-wire serial digital interface (Schmitt trigger on SCLK) Serial port interface (SPI), QSPI-, MICROWIRE-, and DSPcompatible

#### **APPLICATIONS**

**Process control: PLC/DCS modules** Temperature and pressure measurement Medical and scientific multichannel instrumentation Chromatography

#### **GENERAL DESCRIPTION**


The AD7172-4 is a low noise, low power, multiplexed,  $\Sigma$ - $\Delta$  analogto-digital converter (ADC) with 4- or 8-channel (fully differential/ single-ended) inputs for low bandwidth signals. The AD7172-4 has a maximum channel scan rate of 6.21 kSPS (161 µs) for fully settled data. The output data rates range from 1.25 SPS to 31.25 kSPS.

The AD7172-4 integrates key analog and digital signal conditioning blocks to allow users to configure an individual setup for each analog input channel in use via the SPI. Integrated true rail-torail buffers on the analog inputs and reference inputs provide easy to drive high impedance inputs.

The digital filter allows simultaneous 50 Hz and 60 Hz rejection at a 27.27 SPS output data rate. The user can switch between different filter options according to the demands of each channel in the application, with further digital processing functions such as offset and gain calibration registers, which are configurable on a per channel basis. General-purpose input/outputs (GPIOs) control external multiplexers synchronous to the ADC conversion timing. The specified temperature range is -40°C to +105°C. The AD7172-4 is in a 5 mm  $\times$  5 mm, 32-lead LFCSP.

Note that, throughout this data sheet, the dual function pin names are referenced by the relevant function only.

#### **FUNCTIONAL BLOCK DIAGRAM**



**Document Feedback** Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# **AD7172-4\* PRODUCT PAGE QUICK LINKS**

Last Content Update: 04/21/2017

### COMPARABLE PARTS -

View a parametric search of comparable parts.

### **EVALUATION KITS**

• AD7172-4 Evaluation Board

### **DOCUMENTATION**

#### **Data Sheet**

 AD7172-4: Low Power, 24-Bit, 31.25 kSPS, Sigma-Delta ADC with True Rail-to-Rail Buffers Data Sheet

#### **Technical Books**

• The Data Conversion Handbook, 2005

#### **User Guides**

 UG-763: Evaluating the AD7172-4 Low Power 24-Bit, 31.25 kSPS, Sigma-Delta ADC with True Rail-to-Rail Buffers

### SOFTWARE AND SYSTEMS REQUIREMENTS $\Box$

- AD717x Microcontroller No-OS
- AD717x Eval+ Software

### TOOLS AND SIMULATIONS $\Box$

- AD7172 Digital Filter Frequency Response Model
- AD7172-4 IBIS Model

### REFERENCE DESIGNS 🖵

- CN0292
- CN0364

### REFERENCE MATERIALS 🖳

#### **Technical Articles**

 Flexible Bandwidth 4 mA to 20 mA Current Input with Easy HART Compatibility

#### **Tutorials**

- MT-022: ADC Architectures III: Sigma-Delta ADC Basics
- MT-023: ADC Architectures IV: Sigma-Delta ADC Advanced Concepts and Applications

### DESIGN RESOURCES $\Box$

- · AD7172-4 Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- · Symbols and Footprints

### **DISCUSSIONS**

View all AD7172-4 EngineerZone Discussions.

## SAMPLE AND BUY 🖵

Visit the product page to see pricing options.

### **TECHNICAL SUPPORT**

Submit a technical question or find your regional support number.

### DOCUMENT FEEDBACK 🖳

Submit feedback for this data sheet.

# AD7172-4

# **TABLE OF CONTENTS**

CRC Calculation
Integrated Functions
General-Purpose Input/Output42
External Multiplexer Control42
Delay
16-Bit/24-Bit Conversions
DOUT_RESET42
Synchronization
Error Flags
DATA_STAT43
IOSTRENGTH
Grounding and Layout
Register Summary
Register Details
Communications Register
Status Register
ADC Mode Register49
Interface Mode Register50
Register Check51
Data Register51
GPIO Configuration Register52
ID Register53
Channel Register 054
Channel Register 1 to Channel Register 7 55
Setup Configuration Register 056
Setup Configuration Register 1 to Setup Configuration
Register 7 57
Filter Configuration Register 0 58
Filter Configuration Register 1 to Filter Configuration Register 759
Offset Register 059
Offset Register 1 to Offset Register 759
Gain Register 060
Gain Register 1 to Gain Register 760
Outline Dimensions
Ordering Guide 61

### **REVISION HISTORY**

4/2017—Rev. A to Rev. B	
Changes to Outline Dimensions	68
Changes to Ordering Guide	68
5/2016—Rev. 0 to Rev. A	
Moved Revision History	3
Changes to Table 5	9
Changes to Figure 18 and Figure 19	13
Changes to Power Supplies Section	19

5/2015—Revision 0: Initial Version

## **SPECIFICATIONS**

AVDD1 = 3.0 V to 5.5 V, AVDD2 = IOVDD = 2 V to 5.5 V, AVSS = DGND = 0 V, REF+=2.5 V, REF-=AVSS, MCLK = internal master clock = 2 MHz,  $T_A = T_{MIN}$  to  $T_{MAX}$  ( $-40^{\circ}$ C to  $+105^{\circ}$ C), unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
ADC SPEED AND PERFORMANCE					
Output Data Rate (ODR)		1.25		31,250	SPS
No Missing Codes <sup>1</sup>	Excluding sinc3 filter ≥ 15 kSPS	24			Bits
Resolution	See Table 6 and Table 7				
Noise	See Table 6 and Table 7				
ACCURACY					
Integral Nonlinearity (INL)			±2	±5.2	ppm of FSF
Offset Error <sup>2</sup>	Internal short		±75		μV
Offset Drift	Internal short		±230		nV/°C
Gain Error <sup>2</sup>	AVDD1 = 5 V		±5	±45	ppm of FSF
Gain Drift			±0.2	±0.5	ppm/°C
REJECTION					
Power Supply Rejection	AVDD1, AVDD2, $V_{IN} = 1 \text{ V}$		98		dB
Common-Mode Rejection	$V_{IN} = 0.1 \text{ V}$				
At DC		95			dB
At 50 Hz, 60 Hz <sup>1</sup>	20 Hz output data rate (postfilter), 50 Hz	120			dB
	$\pm$ 1 Hz and 60 Hz $\pm$ 1 Hz				
Normal Mode Rejection <sup>1</sup>	$50 \text{ Hz} \pm 1 \text{ Hz}$ and $60 \text{ Hz} \pm 1 \text{ Hz}$				
	Internal clock, 20 SPS ODR (postfilter)	71	90		dB
	External clock, 20 SPS ODR (postfilter)	85	90		dB
ANALOG INPUTS					
Differential Input Range	$V_{REF} = (REF+) - (REF-)$		$\pm V_{REF}$		V
Absolute Voltage Limits <sup>1</sup>					
Input Buffers Disabled		AVSS – 0.05		AVDD1 + 0.05	V
Input Buffers Enabled		AVSS		AVDD1	V
Analog Input Current					
Input Buffers Disabled					
Input Current			±6		μA/V
Input Current Drift			±0.45		nA/V/°C
Input Buffers Enabled					
Input Current			±5.5		nA
Input Current Drift			±0.1		nA/°C
Crosstalk	1 kHz input		-120		dB
REFERENCE INPUTS					
Differential Input Range	$V_{REF} = (REF+) - (REF-)$	1	2.5	AVDD1	V
Absolute Voltage Limits <sup>1</sup>					
Input Buffers Disabled		AVSS - 0.05		AVDD1 + 0.05	٧
Input Buffers Enabled		AVSS		AVDD1	V
REFIN Input Current					
Input Buffers Disabled					
Input Current			±9		μA/V
Input Current Drift	External clock		±0.75		nA/V/°C
	Internal clock		±1		nA/V/°C
Input Buffers Enabled					
Input Current			±100		nA
Input Current Drift			±2.5		nA/°C
Normal Mode Rejection <sup>1</sup>	See the Rejection parameter				
Common-Mode Rejection			95		dB
BURNOUT CURRENTS					
Source/Sink Current	Analog input buffers must be enabled		±10		μΑ

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
GPIO (GPIO0, GPIO1)	With respect to AVSS				
Input Mode Leakage Current <sup>1</sup>		-10		+10	μΑ
Floating State Output			5		pF
Capacitance					
Output Voltage <sup>1</sup>					
High, V <sub>он</sub>	$I_{SOURCE} = 200  \mu A$	AVSS + 4			V
Low, V <sub>OL</sub>	$I_{SINK} = 800  \mu A$			AVSS + 0.4	V
Input Voltage <sup>1</sup>					
High, V <sub>IH</sub>		AVSS + 3			V
Low, V <sub>IL</sub>				AVSS + 0.7	V
CLOCK					
Internal Clock					
Frequency			2		MHz
Accuracy		-2.6%		+2.5%	%
Duty Cycle			50		%
Output Voltage					
Low, V <sub>OL</sub>				0.4	V
High, V <sub>OH</sub>		0.8 × IOVDD			V
Crystal					
Frequency		14	16	16.384	MHz
Startup Time			10		μs
External Clock (CLKIO)			2	2.048	MHz
Duty Cycle <sup>1</sup>		30	50	70	%
LOGIC INPUTS					
Input Voltage <sup>1</sup>					
High, V <sub>INH</sub>	2 V ≤ IOVDD < 2.3 V	0.65 × IOVDD			V
	2.3 V ≤ IOVDD ≤ 5.5 V	0.7 × IOVDD			V
Low, V <sub>INL</sub>	2 V ≤ IOVDD < 2.3 V			$0.35 \times IOVDD$	V
	2.3 V ≤ IOVDD ≤ 5.5 V			0.7	V
Hysteresis <sup>1</sup>	IOVDD ≥ 2.7 V	0.08		0.25	V
·	IOVDD < 2.7 V	0.04		0.2	V
Leakage Currents		-10		+10	μA
LOGIC OUTPUT (DOUT/RDY)					
Output Voltage <sup>1</sup>					
High, V <sub>OH</sub>	IOVDD ≥ 4.5 V, I <sub>SOURCE</sub> = 1 mA	0.8 × IOVDD			V
9,	$2.7 \text{ V} \le \text{IOVDD} < 4.5 \text{ V, I}_{SOURCE} = 500 \mu\text{A}$	0.8 × IOVDD			V
	IOVDD < 2.7 V, I <sub>SOURCE</sub> = 200 μA	0.8 × IOVDD			V
Low, V <sub>OL</sub>	$IOVDD \ge 4.5 \text{ V}, I_{SINK} = 2 \text{ mA}$	0.0 × 10 10 2		0.4	V
2311, 102	$2.7 \text{ V} \le \text{IOVDD} < 4.5 \text{ V, I}_{SINK} = 1 \text{ mA}$			0.4	V
	IOVDD < 2.7 V, I <sub>SINK</sub> = 400 μA			0.4	V
Leakage Current	Floating state	-10		+10	μΑ
Output Capacitance	Floating state		10	110	pF
SYSTEM CALIBRATION <sup>1</sup>	1 loading state		10		Pi
Full-Scale (FS) Calibration Limit				1.05 × FS	V
Zero-Scale Calibration Limit		−1.05 × FS		1.03 X L3	V
		0.8 × FS		2 1 ∨ E¢	V
Input Span		U.0 X F3		2.1 × FS	V
POWER REQUIREMENTS					1
Power Supply Voltage				5.5	
AVDD1 to AVSS		3.0		5.5	V
AVDD2 to AVSS		2		5.5	V
AVSS to DGND		-2.75		0	V
IOVDD to DGND		2		5.5	V
IOVDD to AVSS	For AVSS < DGND			6.35	V

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
POWER SUPPLY CURRENTS	All outputs unloaded, digital inputs connected to IOVDD or DGND				
Full Operating Mode					
AVDD1 Current					
AVDD1 = 5 V Typical, 5.5 V Maximum	AIN± and REF± buffers disabled		0.23	0.29	mA
	AIN± and REF± buffers enabled		1.7	2.15	mA
	Each buffer: AIN± and REF±		0.38		mA
AVDD1 = 3.3 V Typical, 3.6 V Maximum <sup>1</sup>	AIN± and REF± buffers disabled		0.15	0.2	mA
	AIN± and REF± buffers enabled		1.45	1.9	mA
	Each buffer: AIN± and REF±		0.33		mA
AVDD2 Current			1	1.1	mA
IOVDD Current	External clock		0.33	0.5	mA
	Internal clock	Internal clock		0.82	mA
	External crystal		0.98		mA
Standby Mode	LDO on		32		μΑ
Power-Down Mode	Full power-down including LDO		1	10	μΑ
POWER DISSIPATION					
Full Operating Mode	Unbuffered, external clock; AVDD1 = 3.3 V, AVDD2 = 2 V, IOVDD = 2 V		3.16		mW
	Unbuffered, external clock; all supplies = 5 V		7.8		mW
	Unbuffered, external clock; all supplies = 5.5 V			10.4	mW
	Fully buffered, internal clock; AVDD1 = 3.3 V, AVDD2 = 2 V, IOVDD = 2 V		8		mW
	Fully buffered, internal clock; all supplies = 5 V		16.6		mW
	Fully buffered, internal clock; all supplies = 5.5 V			22.4	mW
Standby Mode	All supplies = 5 V		160		μW
Power-Down Mode	Full power-down, all supplies = 5 V		5		μW
	Full power-down, all supplies = 5.5 V			55	μW

<sup>&</sup>lt;sup>1</sup> Specification is not production tested but is supported by characterization data at initial product release. <sup>2</sup> Following a system or internal zero-scale calibration, the offset error is in the order of the noise for the programmed output data rate selected. A system full-scale calibration reduces the gain error to the order of the noise for the programmed output data rate.

#### **TIMING CHARACTERISTICS**

IOVDD = 2 V to 5.5 V, DGND = 0 V, Input Logic 0 = 0 V, Input Logic 1 = IOVDD, C<sub>LOAD</sub> = 20 pF, unless otherwise noted.

Table 2.

1 abic 2.						
Parameter	Limit at T <sub>MIN</sub> , T <sub>MAX</sub>	Unit	Test Conditions/Comments <sup>1, 2</sup>			
SCLK						
t <sub>3</sub>	25	ns min	SCLK high pulse width			
$t_4$	25	ns min	SCLK low pulse width			
READ OPERATION						
t <sub>1</sub>	0	ns min	CS falling edge to DOUT/RDY active time			
	15	ns max	IOVDD = 4.75 V to 5.5 V			
	40	ns max	IOVDD = 2 V to 3.6 V			
$t_2^3$	0	ns min	SCLK active edge to data valid delay <sup>4</sup>			
	12.5	ns max	IOVDD = 4.75 V to 5.5 V			
	25	ns max	IOVDD = 2 V to 3.6 V			
<b>t</b> <sub>5</sub>	2.5	ns min	Bus relinquish time after CS inactive edge			
	20	ns max				
t <sub>6</sub>	0	ns min	SCLK inactive edge to CS inactive edge			
t <sub>7</sub> <sup>5</sup>	10	ns min	SCLK inactive edge to DOUT/RDY high/low			
WRITE OPERATION						
t <sub>8</sub>	0	ns min	CS falling edge to SCLK active edge setup time⁴			
t <sub>9</sub>	8	ns min	Data valid to SCLK edge setup time			
t <sub>10</sub>	8	ns min	Data valid to SCLK edge hold time			
t <sub>11</sub>	5	ns min	CS rising edge to SCLK edge hold time			

<sup>&</sup>lt;sup>1</sup> Sample tested during initial release to ensure compliance.

#### **TIMING DIAGRAMS**




Figure 2. Read Cycle Timing Diagram




Figure 3. Write Cycle Timing Diagram
Rev. B | Page 7 of 61

<sup>&</sup>lt;sup>2</sup> See Figure 2 and Figure 3.

<sup>&</sup>lt;sup>3</sup> This parameter is defined as the time required for the output to cross the  $V_{OL}$  or  $V_{OH}$  limits.

<sup>&</sup>lt;sup>4</sup> The SCLK active edge is the falling edge of SCLK.

<sup>&</sup>lt;sup>5</sup> DOUT/RDY returns high after a read of the data register. In single conversion mode and continuous conversion mode, the same data can be read again, if required, while DOUT/RDY is high, although care must be taken to ensure that subsequent reads do not occur close to the next output update. If the continuous read feature is enabled, the digital word can be read only once.

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 3.

Parameter	Rating
AVDD1, AVDD2 to AVSS	−0.3 V to +6.5 V
AVDD1 to DGND	−0.3 V to +6.5 V
IOVDD to DGND	−0.3 V to +6.5 V
IOVDD to AVSS	−0.3 V to +7.5 V
AVSS to DGND	−3.25 V to +0.3 V
Analog Input Voltage to AVSS	-0.3 V to AVDD1 + 0.3 V
Reference Input Voltage to AVSS	-0.3 V to AVDD1 + 0.3 V
Digital Input Voltage to DGND	-0.3 V to IOVDD + 0.3 V
Digital Output Voltage to DGND	-0.3 V to IOVDD + 0.3 V
Analog Input/Digital Input Current	10 mA
Operating Temperature Range	−40°C to +105°C
Storage Temperature Range	−65°C to +150°C
Maximum Junction Temperature	150°C
Lead Soldering, Reflow Temperature	260°C
ESD Rating (HBM)	4 kV

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### THERMAL RESISTANCE

 $\theta_{\text{JA}}$  is specified for a device soldered on a JEDEC test board for surface-mount packages.

**Table 4. Thermal Resistance** 

Package Type	θја	Unit
32-Lead, 5 mm × 5 mm LFCSP		
1-Layer JEDEC Board	138	°C/W
4-Layer JEDEC Board	63	°C/W
4-Layer JEDEC Board with 9 Thermal Vias	41	°C/W

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. Pin Configuration

**Table 5. Pin Function Descriptions** 

Pin	3. Fin Function		
No.	Mnemonic	Type <sup>1</sup>	Description
1	AINO/REF2-	AI	Analog Input 0/Reference 2 Negative Input Terminal. A reference can be applied between the REF2+ and REF2- pins. REF2- can span from AVSS to AVDD1 – 1 V. Analog Input 0 is selectable through the crosspoint multiplexer. Reference 2 can be selected through the REF_SELx bits in the setup configuration (SETUPCONx) registers.
2	AIN1/REF2+	AI	Analog Input 1/Reference 2 Positive Input Terminal. A reference can be applied between the REF2+ and REF2- pins. REF2+ can span from AVDD1 to AVSS + 1 V. Analog Input 1 is selectable through the crosspoint multiplexer. Reference 2 can be selected through the REF_SELx bits in the setup configuration (SETUPCONx) registers.
3	DNC		Do Not Connect. Do not connect to this pin.
4	REGCAPA	AO	Analog LDO Regulator Output. Decouple this pin to AVSS using a 1 µF capacitor.
5	AVSS	Р	Negative Analog Supply. This supply ranges from $0\mathrm{V}$ to $-2.75\mathrm{V}$ and is nominally set to $0\mathrm{V}$ .
6	AVDD1	Р	Analog Supply Voltage 1. This voltage ranges from 3.0 V minimum to 5.5 V maximum with respect to AVSS.
7	AVDD2	Р	Analog Supply Voltage 2. This voltage ranges from 2 V to AVDD1 with respect to AVSS.
8	PDSW	AO	Power-Down Switch Connected to AVSS. This pin is controlled by the PDSW bit in the GPIOCON register.
9	XTAL1	ΑI	Input 1 for Crystal.
10	XTAL2/CLKIO	AI/DI	Input 2 for Crystal/Clock Input or Output. See the CLOCKSEL bit settings in the ADCMODE register in Table 28 for more information.
11	DOUT/RDY	DO	Serial Data Output/Data Ready Output. DOUT/RDY is a dual purpose pin. This pin is a serial data output pin to access the output shift register of the ADC. The output shift register can contain data from any of the on-chip data or control registers. The data-word/control word information is placed on the DOUT/RDY pin on the SCLK falling edge and is valid on the SCLK rising edge. When $\overline{CS}$ is high, the DOUT/RDY output is tristated. When $\overline{CS}$ is low, and a register is not being read, DOUT/RDY operates as a data ready pin, going low to indicate the completion of a conversion. If the data is not read after the conversion, the pin goes high before the next update occurs. The DOUT/RDY falling edge can be used as an interrupt to a processor, indicating that valid data is available.
12	DIN	DI	Serial Data Input to the Input Shift Register on the ADC. Data in this shift register is transferred to the control registers in the ADC, with the register address (RA) bits of the communications register identifying the appropriate register. Data is clocked in on the rising edge of SCLK.
13	SCLK	DI	Serial Clock Input. This serial clock input is for data transfers to and from the ADC. The SCLK pin has a Schmitt triggered input, making the interface suitable for opto-isolated applications.

Pin No.	Mnemonic	Type <sup>1</sup>	Description
14	CS	DI	Chip Select Input. This is an active low logic input used to select the ADC. $\overline{CS}$ can be used to select the ADC in systems with more than one device on the serial bus. $\overline{CS}$ can be hardwired low, allowing the ADC to operate in 3-wire mode with the SCLK, DIN, and DOUT pins interfacing with the device. When $\overline{CS}$ is high, the DOUT/ $\overline{RDY}$ output is tristated.
15	ERROR	DI/O	This pin can be used in one of the following three modes:
			Active low error input mode: this mode sets the ADC_ERROR bit in the status register.
			Active low, open-drain error output mode: the status register error bits are mapped to the ERROR pin. The ERROR pins of multiple devices can be wired together to a common pull-up resistor so that an error on any device can be observed.
			General-purpose output mode: the status of the pin is controlled by the ERR_DAT bit in the GPIOCON register. The pin is referenced between IOVDD and DGND, as opposed to the AVDD1 and AVSS levels used by the GPIO0 and GPIO1 pins. The ERROR pin has an active pull-up in this case.
16	SYNC	DI	Synchronization Input. This pin allows synchronization of the digital filters and analog modulators when using multiple AD7172-4 devices.
17	IOVDD	P	Digital Input/Output Supply Voltage. The IOVDD voltage ranges from 2 V to 5 V. IOVDD is independent of AVDD1 and AVDD2. For example, IOVDD can be operated at 3.3 V when AVDD1 or AVDD2 equals 5 V, or vice versa. If AVSS is set to $-2.5$ V, the voltage on IOVDD must not exceed 3.6 V.
18	DGND	Р	Digital Ground.
19	REGCAPD	AO	Digital LDO Regulator Output. This pin is for decoupling purposes only. Decouple this pin to DGND using a 1 µF capacitor.
20	GPIO0	I/O	General-Purpose Input/Output. 0 The logic input/output on this this pin is referred to the AVDD1 and AVSS supplies.
21	GPIO1	I/O	General-Purpose Input/Output 1. The logic input/output on this this pin is referred to the AVDD1 and AVSS supplies.
22	GPO2	0	General-Purpose Output. The logic output on this this pin is referred to the AVDD1 and AVSS supplies.
23	AIN2	Al	Analog Input 2. Analog Input 2 is selectable through the crosspoint multiplexer.
24	AIN3	Al	Analog Input 3. Analog Input 3 is selectable through the crosspoint multiplexer.
25	AIN4	Al	Analog Input 4. Analog Input 4 is selectable through the crosspoint multiplexer.
26	AIN5	Al	Analog Input 5. Analog Input 5 is selectable through the crosspoint multiplexer.
27	AIN6	Al	Analog Input 6. Analog Input 6 is selectable through the crosspoint multiplexer.
28	AIN7	Al	Analog Input 7. Analog Input 7 is selectable through the crosspoint multiplexer.
29	AIN8	Al	Analog Input 8. Analog Input 8 is selectable through the crosspoint multiplexer.
30	GPO3	0	General-Purpose Output. The logic output on this this pin is referred to the AVDD1 and AVSS supplies.
31	REF-	Al	Reference 1 Input Negative Terminal. REF – can span from AVSS to AVDD1 – 1 V. Reference 1 can be selected through the REF_SELx bits in the setup configuration (SETUPCONx) registers.
32	REF+	Al	Reference 1 Input Positive Terminal. A reference can be applied between REF+ and REF REF+ can span from AVDD1 to AVSS + 1 V. Reference 1 can be selected through the REF_SELx bits in the setup configuration (SETUPCONx) registers.
	EP	P	Exposed Pad. Solder the exposed pad to a similar pad on the printed circuit board (PCB) under the exposed pad to confer mechanical strength to the package and for heat dissipation. The exposed pad must be connected to AVSS through this pad on the PCB.

<sup>&</sup>lt;sup>1</sup> Al is analog input, AO is analog output, DI/O is bidirectional digital input/output, DO is digital output, DI is digital input, and P is power supply, I/O is input/output, and O is output.

### TYPICAL PERFORMANCE CHARACTERISTICS

AVDD1 = 5 V, AVDD2 = 5 V, IOVDD = 3.3 V, T<sub>A</sub> = 25°C, unless otherwise noted.




Figure 5. Noise (Analog Input Buffers Disabled,  $V_{REF} = 5 V$ , Output Data Rate = 1.25 SPS)




Figure 6. Noise (Analog Input Buffers Disabled, V<sub>REF</sub> = 5 V, Output Data Rate = 2.6 kSPS)




Figure 7. Noise (Analog Input Buffers Disabled,  $V_{REF} = 5 V$ , Output Data Rate = 31.25 kSPS)




Figure 8. Histogram (Analog Input Buffers Disabled,  $V_{REF} = 5 V$ , Output Data Rate = 1.25 SPS)




Figure 9. Histogram (Analog Input Buffers Disabled,  $V_{REF} = 5 V$ , Output Data Rate = 2.6 kSPS)




Figure 10. Histogram (Analog Input Buffers Disabled,  $V_{REF} = 5 V$ , Output Data Rate = 31.25 kSPS)




Figure 11. Noise (Analog Input Buffers Enabled,  $V_{REF} = 5 V$ , Output Data Rate = 1.25 SPS)




Figure 12. Noise (Analog Input Buffers Enabled,  $V_{REF} = 5 V$ , Output Data Rate = 2.6 kSPS)




Figure 13. Noise (Analog Input Buffers Enabled, V<sub>REF</sub> = 5 V, Output Data Rate = 31.25 kSPS)




Figure 14. Histogram (Analog Input Buffers Enabled,  $V_{REF} = 5 V$ , Output Data Rate = 1.25 SPS)




Figure 15. Histogram (Analog Input Buffers Enabled,  $V_{REF} = 5 V$ , Output Data Rate = 2.6 kSPS)




Figure 16. Histogram (Analog Input Buffers Enabled,  $V_{REF} = 5 V$ , Output Data Rate = 31.25 kSPS)




Figure 17. Noise vs. External Master Clock Frequency, Analog Input Buffers On and Off




Figure 18. Common-Mode Rejection Ratio (CMRR) vs.  $V_{IN}$  Frequency  $(V_{IN} = 0.1 \text{ V}, \text{Output Data Rate} = 31.25 \text{ kSPS})$ 




Figure 19. Common-Mode Rejection Ratio (CMRR) vs.  $V_{\rm IN}$  Frequency ( $V_{\rm IN}=0.1$  V, 10 Hz to 70 Hz, Output Data Rate = 20 SPS, Enhanced Filter)




Figure 20. Power Supply Rejection Ratio (PSRR) vs. V<sub>IN</sub> Frequency




Figure 21. Integral Nonlinearity (INL) vs. V<sub>IN</sub> (Differential Input)




Figure 22. INL Distribution Histogram (Differential Input, All Input Buffers Enabled,  $V_{\it REF} = 2.5$  V External, 100 Units)




Figure 23. INL Distribution Histogram (Differential Input, All Input Buffers Disabled,  $V_{\it REF} = 2.5$  V External, 100 Units)




Figure 24. INL Distribution Histogram (All Input Buffers Enabled, Differential Input,  $V_{REF} = 5 \text{ V External}$ , 100 Units)




Figure 25. INL Distribution Histogram (All Input Buffers Disabled, Differential Input, V<sub>REF</sub> = 5 V External, 100 Units)




Figure 26. INL vs. Temperature (Differential Input,  $V_{REF} = 2.5 \text{ V External}$ )




Figure 27. Internal Oscillator Frequency/Accuracy Distribution Histogram (100 Units)




Figure 28. Internal Oscillator Frequency vs. Temperature




Figure 29. Offset Error Distribution Histogram (Internal Short, 100 Units)




Figure 30. Offset Error Drift Distribution Histogram (Internal Short, 100 Units)




Figure 31. Gain Error Distribution Histogram (All Input Buffers Enabled, 100 Units)




Figure 32. Gain Error Distribution Histogram (All Input Buffers Disabled, 100 Units)




Figure 33. Gain Drift Distribution Histogram (All Input Buffers Enabled, 100 Units)




Figure 34. Gain Drift Distribution Histogram (All Input Buffers Disabled, 100 Units)




Figure 35. Current Consumption vs. Temperature (Standby Mode)




Figure 36. Burnout Current Distribution Histogram (100 Units)




Figure 37. Analog Input Current vs. Input Voltage  $(V_{CM} = 2.5 V)$ 




Figure 38. Analog Input Current vs. Temperature

### NOISE PERFORMANCE AND RESOLUTION

Table 6 and Table 7 show the rms noise, peak-to-peak noise, effective resolution, and the noise free (peak-to-peak) resolution of the AD7172-4 for various output data rates and filters. The numbers given are for the bipolar input range with a 5 V reference. These numbers are typical and are generated with a

differential input voltage of 0 V when the ADC is continuously converting on a single channel. It is important to note that the peak-to-peak resolution is calculated based on the peak-to-peak noise. The peak-to-peak resolution represents the resolution for which there is no code flicker.

Table 6. RMS Noise and Peak-to-Peak Resolution vs. Output Data Rate Using the Sinc5 + Sinc1 Filter (Default)<sup>1</sup>

Output Data Rate (SPS)	RMS Noise (μV rms)	Effective Resolution (Bits)	Peak-to-Peak Noise (μV p-p)	Peak-to-Peak Resolution (Bits)
Input Buffers Disabled				
31,250	8.2	20.2	66	17.2
15,625	7.0	20.4	52	17.5
10,417	6.0	20.7	45	17.8
1007	2.2	22.2	15	19.3
59.52	0.48	24	3.2	21.6
49.68	0.47	24	3.1	21.6
16.63	0.25	24	1.6	22.6
1.25	0.088	24	0.32	24
Input Buffers Enabled				
31,250	9.5	20	74	17
15,625	8.2	20.2	63	17.3
10,417	7.1	20.4	53	17.5
1007	2.6	21.9	16	19.3
59.52	0.62	24	3.6	21.4
49.68	0.53	24	3.3	21.5
16.63	0.32	24	1.7	22.2
1.25	0.089	24	0.35	24

<sup>&</sup>lt;sup>1</sup> Selected rates only, 1000 samples.

Table 7. RMS Noise and Peak-to-Peak Resolution vs. Output Data Rate Using the Sinc3 Filter

Output Data Rate (SPS)	RMS Noise (μV rms)	Effective Resolution (Bits)	Peak-to-Peak Noise (μV p-p)	Peak-to-Peak Resolution (Bits)
Input Buffers Disabled				
31,250	211	15.5	1600	12.5
15,625	27.2	18.5	205	15.6
10,417	7.9	20.3	57	17.4
1008	1.6	22.6	11	19.8
59.98	0.38	24	2.5	21.9
50	0.35	24	2.3	22
16.67	0.21	24	1.1	23.1
1.25	0.054	24	0.27	24
Input Buffers Enabled				
31,250	212	15.5	1600	12.5
15,625	27.7	18.5	210	15.5
10,417	8.5	20.2	63	17.3
1008	1.8	22.4	13	19.6
59.98	0.45	24	2.8	21.8
50	0.44	24	2.5	22
16.67	0.24	24	1.2	23
1.25	0.073	24	0.29	24

<sup>&</sup>lt;sup>1</sup> Selected rates only, 1000 samples.

### **GETTING STARTED**

The AD7172-4 offers the user a fast settling, high resolution, multiplexed ADC with high levels of configurability, including the following features:

- Four fully differential or eight single-ended analog inputs.
- A crosspoint multiplexer that selects any analog input combination as the input signals to be converted, routing them to the modulator positive or negative input.
- True rail-to-rail buffered analog and reference inputs.
- Fully differential inputs or single-ended inputs relative to any analog input.
- Per channel configurability—up to eight different setups
  can be defined. A separate setup can be mapped to each of
  the channels. Each setup allows the user to configure
  whether the buffers are enabled or disabled, gain and offset
  correction, filter type, output data rate, and reference
  source selection.

The AD7172-4 includes two separate linear regulator blocks for both the analog and digital circuitry. The analog LDO regulator regulates the AVDD2 supply to 1.8 V, supplying the ADC core. Tie the AVDD1 and AVDD2 supplies together for the easiest connection. If there is already a clean analog supply rail in the system in the range of 2 V (minimum) to 5.5 V (maximum), the user can choose to connect this supply to the AVDD2 input, allowing lower power dissipation.




Figure 39. Typical Connection Diagram

The linear regulator for the digital IOVDD supply performs a similar function, regulating the input voltage applied at the IOVDD pin to 1.8 V for the internal digital filtering. The serial interface signals always operate from the IOVDD supply at the pin; meaning, if 3.3 V is applied to the IOVDD pin, the interface logic inputs and outputs operate at this level.

The AD7172-4 can be used across a wide variety of applications, providing high resolution and accuracy. A sample of these scenarios is as follows:

- Fast scanning of analog input channels using the internal multiplexer
- Fast scanning of analog input channels using an external multiplexer with automatic control from the GPIOs
- High resolution at lower speeds in either channel scanning or ADC per channel applications
- Single ADC per channel: the fast low latency output allows further application specific filtering in external microcontrollers, DSPs, or FPGAs

#### **POWER SUPPLIES**

The AD7172-4 has three independent power supply pins: AVDD1, AVDD2, and IOVDD. AVDD1 powers the crosspoint multiplexer and integrated analog and reference input buffers. AVDD1 is referenced to AVSS, and AVDD1 – AVSS = 3.3 V or 5 V. AVDD1 and AVSS can be a single 3.3 V or 5 V supply, or a  $\pm 1.65$  V or  $\pm 2.5$  V split supply. The split supply operation allows true bipolar inputs. When using split supplies, consider the absolute maximum ratings (see the Absolute Maximum Ratings section).

AVDD2 powers the internal 1.8 V analog LDO regulator. This regulator powers the ADC core. AVDD2 is referenced to AVSS, and AVDD2 to AVSS can range from 5.5 V (maximum) to 2 V (minimum).

IOVDD powers the internal 1.8 V digital LDO regulator. This regulator powers the digital logic of the ADC. IOVDD sets the voltage levels for the SPI interface of the ADC. IOVDD is referenced to DGND, and IOVDD to DGND can vary from 5.5 V (maximum) to 2 V (minimum).

There are no specific requirements for a power supply sequence on the AD7172-4. When all power supplies are stable, a device reset is required; see the AD7172-4 Reset section for how to reset the device.

#### **Recommended Linear Regulators**

The ADP7118 provides the positive supply rails, creating either a single 5 V or 3.3 V, or dual AVDD1/IOVDD, depending on the required supply configuration. The ADP7118 can operate from input voltages up to 20 V.



Figure 40. Single Supply Linear Regulator

The ADM660 and ADP7182 generate a clean negative rail for AVSS in the bipolar configuration to provide optimal converter performance.




Table 8. Recommended Power Management Devices

Product	Description
ADP7118	20 V, 200 mA, low noise, CMOS LDO regulator
ADP7182	–28 V, –200 mA, low noise, linear regulator
ADM660	CMOS switched capacitor voltage converter

#### **DIGITAL COMMUNICATION**

The AD7172-4 has a 3- or 4-wire SPI interface that is compatible with QSPI<sup>™</sup>, MICROWIRE, and DSPs. The interface operates in SPI Mode 3 and can be operated with  $\overline{CS}$  tied low. In SPI Mode 3, the SCLK pin idles high, the falling edge of SCLK is the drive edge, and the rising edge of SCLK is the sample edge. This means that data is clocked out on the falling/drive edge and data is clocked in on the rising/sample edge.




Figure 42. SPI Mode 3 SCLK Edges

#### Accessing the ADC Register Map

The communications register controls access to the full register map of the ADC. This register is an 8-bit write only register. On power-up or after a reset, the digital interface defaults to a state where it is expecting a write to the communications register; therefore, all communication begins by writing to the communications register.

The data written to the communications register determines which register is being accessed and if the next operation is a read or write. The RA bits (Bits[5:0] in Register 0x00) determine the specific register to which the read or write operation applies.

When the read or write operation to the selected register is complete, the interface returns to its default state, where it expects a write operation to the communications register.

Figure 43 and Figure 44 illustrate writing to and reading from a register by first writing the 8-bit command to the communications register, followed by the data for that register.




Figure 43. Writing to a Register (8-Bit Command with Register Address Followed by Data 8, 16, or 24 Bits; Data Length on DIN Is Dependent on the Register Selected)




Figure 44. Reading from a Register (8-Bit Command with Register Address Followed by Data of 8, 16, 24 Bits; Data Length on DOUT/ $\overline{RDY}$  Is Dependent on the Register Selected)

Reading the ID register is the recommended method for verifying correct communication with the device. The ID register is a read only register and contains the value 0x205X for the AD7172-4. The communications register and the ID register details are described in Table 9 and Table 10.

#### **AD7172-4 RESET**

After a power-up cycle and when the power supplies are stable, a device reset is required. In situations where interface synchronization is lost, a device reset is also required. A write operation of at least 64 serial clock cycles with DIN high returns the ADC to its default state by resetting the entire device, including the register contents. Alternatively, if  $\overline{\text{CS}}$  is being used with the digital interface, returning  $\overline{\text{CS}}$  high sets the digital interface to its default state and halts any serial interface operation.

#### **CONFIGURATION OVERVIEW**

After power-on or reset, the AD7172-4 default configuration is as follows:

- Channel configuration. CH0 is enabled, AIN0 is selected as the positive input, and AIN1 is selected as the negative input. Setup 0 is selected.
- Setup configuration. The analog input buffers are disabled and the reference input buffers are also disabled. The REF± pins are selected as the reference source.
- Filter configuration. The sinc5 + sinc1 filter is selected and the maximum output data rate of 31.25 kSPS is selected.
- ADC mode. Continuous conversion mode and the internal oscillator are enabled.
- Interface mode. CRC and data + status output are disabled.

Note that only a few of the register setting options are shown; this list is just an example. For full register information, see the Register Details section.

Figure 45 shows an overview of the suggested flow for changing the ADC configuration, divided into the following three blocks:

- Channel configuration (see Box A in Figure 45)
- Setup configuration (see Box B in Figure 45)
- ADC mode and interface mode configuration (see Box C in Figure 45)

#### **Channel Configuration**

The AD7172-4 has eight independent channels and eight independent setups. The user can select any of the analog input pairs on any channel, as well as any of the eight setups for any channel, giving the user full flexibility in the channel configuration. This also allows per channel configuration when using differential inputs and single-ended inputs because each channel can have its own dedicated setup.

#### **Channel Registers**

The channel registers select which of the nine analog input pins (AIN0 to AIN8) are used as either the positive analog input (AIN+) or the negative analog input (AIN-) for that channel. This register also contains a channel enable/disable bit and the setup selection bits, which are used to select which of the eight available setups to use for this setup channel.

When the AD7172-4 is operating with more than one channel enabled, the channel sequencer cycles through the enabled channels in sequential order, from Channel 0 to Channel 7. If a channel is disabled, it is skipped by the sequencer. Details of the channel register for Channel 0 are shown in Table 11.




Figure 45. Suggested ADC Configuration Flow

**Table 9. Communications Register** 

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x00	COMMS	[7:0]	WEN	R/W		I	R	A	l	I	0x00	W

#### Table 10. ID Register

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x07	ID	[15:8]		ID[15:8]								
		[7:0]		ID[7:0]								

#### Table 11. Channel Register 0

			_									
Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x10	CH0	[15:8]	CH_EN0		SETUP_SEL0		Reserved AINPOS0[4:3]					RW
		[7:0]		AINPOS0[2:0]				AINNEG0				

#### **ADC Setups**

The AD7172-4 has eight independent setups. Each setup consists of the following four registers:

- Setup configuration register
- Filter configuration register
- Gain register
- Offset register

For example, Setup 0 consists of Setup Configuration Register 0, Filter Configuration Register 0, Gain Register 0, and Offset Register 0. Figure 46 shows the grouping of these registers The setup is selectable from the channel registers (see the Channel Configuration section), which allows each channel to be assigned to one of eight separate setups. Table 12 through Table 15 show the four registers that are associated with Setup 0. This structure is repeated for Setup 1 to Setup 7.

#### **Setup Configuration Registers**

The setup configuration registers allow the user to select the output coding of the ADC by selecting between bipolar mode and unipolar mode. In bipolar mode, the ADC accepts negative differential input voltages, and the output coding is offset binary. In unipolar mode, the ADC accepts only positive differential voltages, and the coding is straight binary. In either case, the input voltage must be within the AVDD1/AVSS supply voltages. The user can select the reference source using these registers. Three options are available: a reference connected between the REF+ and REF- pins, between REF2+ and REF2- pins , or using AVDD1 – AVSS. The analog input and reference input buffers can also be enabled or disabled using these registers.

#### **Filter Configuration Registers**

The filter configuration registers select which digital filter is used at the output of the ADC modulator. The order of the filter and the output data rate are selected by setting the bits in these registers. For more information, see the Digital Filters section.




Figure 46. ADC Setup Register Grouping

#### Table 12. Setup Configuration Register 0

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x20	SETUPCON0	[15:8]		Reserved		BI_UNIPOLAR0	REFBUF0+	REFBUF0-	AINBUF0+	AINBUF0-	0x1000	RW
		[7:0]	BURNOUT_EN0	Reserved	REF	_SEL0		Rese	erved			

#### Table 13. Filter Configuration Register 0

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x28	FILTCON0	[15:8]	SINC3_MAP0		Reserved		<b>ENHFILTENO</b>		ENHFILT	)	0x0500	RW
		[7:0]	Reserved	OR	DER0			ODR0				

#### Table 14. Gain Register 0

Reg.	Name	Bits	Bits[23:0]	Reset	RW
0x38	GAIN0	[23:0]	GAIN0[23:0]	0x5XXXX0	RW

#### Table 15. Offset Register 0

Reg.	Name	Bits	Bits[23:0]	Reset	RW
0x30	OFFSET0	[23:0]	OFFSET0[23:0]	0x800000	RW

#### **Gain Registers**

The gain registers are 24-bit registers that hold the gain calibration coefficient for the ADC. The gain registers are read/write registers. These registers are configured at power-on with factory calibrated coefficients. Therefore, every device has different default coefficients. The default value is automatically overwritten if the user initiates a system full-scale calibration or writes to a gain register. For more information on calibration, see the Operating Modes section.

#### **Offset Registers**

The offset registers hold the offset calibration coefficient for the ADC. The power-on reset value of the offset registers is 0x800000. The offset registers are 24-bit read/write registers. The power-on reset value is automatically overwritten if the user initiates an internal or system zero-scale calibration or if the user writes to an offset register.

#### **ADC Mode and Interface Mode Configuration**

The ADC mode register and the interface mode register configure the core peripherals for use by the AD7172-4 and the mode for the digital interface.

#### **ADC Mode Register**

The ADC mode register primarily sets the conversion mode of the ADC to either continuous or single conversion. The user can also select the standby and power-down modes, as well as any of the calibration modes. In addition, this register contains the clock source select bits The reference select bits are contained in the setup configuration registers (see the ADC Setups section for more information). The details of this register are shown in Table 16.

#### **Interface Mode Register**

The interface mode register configures the digital interface operation. This register allows the user to control data-word length, CRC enable, data plus status read, and continuous read mode. The details of this register are shown in Table 17. For more information, see the Digital Interface section.

Table 16. ADC Mode Register

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x01	ADCMODE	[15:8]	Reserved	HIDE_DELAY	SING_CYC	Rese	rved		Delay			RW
		[7:0]	Reserved		Mode		CLOC	KSEL	Rese	erved		

#### Table 17. Interface Mode Register

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x02	IFMODE	[15:8]	Reserved			ALT_SYNC	IOSTRENGTH	Re	served	DOUT_RESET	0x0000	RW
		[7:0]	CONTREAD	DATA_STAT REG_CHECK		Reserved	CRC_EN	l Reserved		WL16		

#### **Understanding Configuration Flexibility**

The most straightforward implementation of the AD7172-4 is to use four differential inputs with adjacent analog inputs and run all of them with the same setup, gain correction, and offset correction registers. In this case, the user selects the following differential inputs: AIN0/AIN1, AIN2/AIN3, AIN4/AIN5, and AIN6/AIN7. In Figure 47, the registers shown in black font must be programmed for such a configuration. The registers that are shown in gray font are redundant in this configuration.

Programming the gain and offset registers is optional for any use case, as indicated by the dashed lines between the register blocks.

An alternative way to implement these four fully differential inputs is to take advantage of four of the eight available setups. Motivation for doing this includes having a different speed/noise requirement on each of the differential inputs, or a specific offset or gain correction may be needed for each channel. Figure 48 shows how each of the differential inputs can use a separate setup, allowing full flexibility in the configuration of each channel.




Figure 47. Four Fully Differential Inputs, Using a Single Setup (SETUPCON0, FILTCON0, GAIN0, OFFSET0)




Figure 48. Four Fully Differential Inputs with One Setup per Channel

Figure 49 shows an example of how the channel registers span between the analog input pins and the setup configurations downstream. In this example, three differential inputs and two single-ended inputs are required. The single-ended inputs are the AIN4/AIN8 and AIN7/AIN8 combinations. The differential input pairs are AIN0/AIN1 and AIN2/AIN3, both using Setup 0, and AIN5/AIN6 using Setup 2. The two single-ended input pairs are set up as diagnostics, and in this example use separate setups, namely Setup 1 and Setup 4. Given that five setups are selected for use, the SETUPCON0 to SETUPCON4 registers are programmed as required, and the FILTCON0 to FILTCON4 registers

are programmed as required. Optional gain and offset correction can be employed on a per setup basis by programming GAIN0 and GAIN1 and OFFSET0 and OFFSET1.

In the example shown in Figure 49, the CH0 to CH4 registers are used. Setting the MSB in each of these registers, the CH\_EN0 to CH\_EN4 bits enable the five combinations via the crosspoint mux. When the AD7172-4 converts, the sequencer transitions in ascending sequential order from CH0 through CH4 before looping back to CH0 to repeat the sequence.




Figure 49. Mixed Differential and Single-Ended Configuration Using Multiple Shared Setups

# CIRCUIT DESCRIPTION BUFFERED ANALOG INPUT

The AD7172-4 has true rail-to-rail, integrated, precision unity-gain buffers on both ADC analog inputs. The buffers provide high input impedance with only 5.5 nA typical input current, allowing high impedance sources to be connected directly to the analog inputs. The buffers fully drive the internal ADC switch capacitor sampling network, simplifying the analog front-end circuit requirements while consuming a very efficient 0.38 mA typical per buffer. Each analog input buffer amplifier is fully chopped, meaning that it minimizes the offset error drift and 1/f noise of the buffer. The 1/f noise profile of the ADC and buffer combined is shown in Figure 50.




Figure 50. Shorted Input Fast Fourier Transform (FFT), Analog Input Buffers Enabled

The analog input buffers do not suffer from linearity degradation when operating at the rails, unlike many discrete amplifiers. When operating at or close to the AVDD1 and AVSS supply rails, there is an increase in input current. This increase is most notable at higher temperatures. Figure 37 and Figure 38 show the input current for various conditions. With the analog input buffers disabled, the average input current to the AD7172-4 changes linearly with the differential input voltage at a rate of 6  $\mu A/V$ .

#### **CROSSPOINT MULTIPLEXER**

There are nine analog input pins: AIN0 to AIN8. Each of these pins connects to the internal crosspoint multiplexer. The crosspoint multiplexer enables any of these inputs to be configured as an input pair, either single-ended or fully differential. The AD7172-4 can have up to eight active channels. When more than one channel is enabled, the channels are automatically sequenced in order from the lowest enabled channel number to the highest enabled channel number. The output of the multiplexer is connected to the input of the integrated true rail-to-rail buffers. These buffers can be bypassed and the multiplexer output can be directly connected to the switched capacitor input of the ADC. The simplified analog input circuit is shown in Figure 51.




Figure 51. Simplified Analog Input Circuit

The CS1 and CS2 capacitors have a magnitude in the order of a number of picofarads each. This capacitance is the combination of both the sampling capacitance and the parasitic capacitance.

#### **Fully Differential Inputs**

Because the AIN0 to AIN8 analog inputs are connected to a crosspoint multiplexer, any combination of signals can create an analog input pair. This allows the user to select four fully differential inputs or eight single-ended inputs.

If four fully differential input paths are connected to the AD7172-4, using adjacent analog inputs for the differential input pair, such as AIN2/AIN3, is recommended. This is due to the relative locations of these pins to each other. Decouple all analog inputs to AVSS.

#### Single-Ended Inputs

The user can also choose to measure eight different single-ended analog inputs. In this case, each of the analog inputs is converted as the difference between the single-ended input to be measured and a set analog input common pin. Because there is a crosspoint multiplexer, the user can set any of the analog inputs as the common pin. An example of such a scenario is to connect the AIN4 pin to AVSS and then select this input when configuring the crosspoint multiplexer. When using the AD7172-4 with single-ended inputs, INL degrades.

#### **AD7172-4 REFERENCE**

The AD7172-4 offers the user the option of either supplying a reference to the REF $\pm$  or REF2 $\pm$  pins of the device or using AVDD1 – AVSS. Select the reference source to be used by the analog input by setting the REF\_SELx bits (Bits[5:4]) in the setup configuration registers appropriately. The structure of the Setup Configuration 0 register is shown in Table 18. The AD7172-4 defaults on power-up to use the REF+ and REF- reference inputs, REF+ and REF-.

Standard low noise, low drift voltage references, such as the ADR445, ADR444, and ADR441, are recommended for use. Apply the reference to the AD7172-4 reference pins as shown in Figure 52. Decouple the output of the reference to AVSS. As shown in Figure 52, the ADR441 output is decoupled with a 0.1  $\mu$ F capacitor at its output for stability purposes. The output is then connected to a 4.7  $\mu$ F capacitor, which acts as a reservoir for any dynamic charge required by the ADC, and followed by a 0.1  $\mu$ F decoupling capacitor at the REF+ input. This capacitor is placed as close as possible to the REF+ and REF- pins. The REF- pin is connected directly to the AVSS potential.




Figure 52. ADR441 Connected to AD7172-4 REF± Pins

**Table 18. Setup Configuration 0 Register** 

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x20	SETUPCON0	[15:8]	Reserved			BI_UNIPOLAR0	REFBUF0+	REFBUF0-	AINBUF0+	AINBUF0-	0x1000	RW
		[7:0]	BURNOUT_EN0	Reserved		REF_SEL0		Rese	rved			

Table 19. ADC Mode Register

										_		
Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x01	ADCMODE	[15:8]	Reserved	HIDE_DELAY	SING_CYC	Res	Reserved Delay		0x2000	RW		
		[7:0]	Reserved	Mode		CLOC	KSEL	Reserv	ved			

#### **BUFFERED REFERENCE INPUT**

The AD7172-4 has true rail-to-rail, integrated, precision unity gain buffers on both ADC reference inputs. The buffers provide the benefit of providing high input impedance and allowing high impedance external sources to be directly connected to the reference inputs. The integrated reference buffers can fully drive the internal reference switch capacitor sampling network, simplifying the reference circuit requirements while consuming a very efficient 0.38 mA typical per buffer. Each reference input buffer amplifier is fully chopped, meaning that it minimizes the offset error drift and 1/f noise of the buffer. When using a reference, such as the ADR445, ADR444, or ADR441, these buffers are not required because these references, with proper decoupling, can drive the reference inputs directly.

#### **CLOCK SOURCE**

The AD7172-4 uses a nominal master clock of 2 MHz. The AD7172-4 can source its sampling clock from one of three sources:

- An internal oscillator
- An external crystal (use a 16 MHz crystal automatically divided internally to set the 2 MHz clock)
- An external clock source

All output data rates listed in the data sheet relate to a master clock rate of 2 MHz. Using a lower clock frequency from, for instance, an external source scales any listed data rate proportionally. To achieve the specified data rates, particularly rates for rejection of 50 Hz and 60 Hz, use a 2 MHz clock. The source of the master clock is selected by setting the CLOCKSEL bits (Bits[3:2]) in the ADC mode register as shown in Table 19. The default operation on power-up and reset of the AD7172-4 is to operate with the internal oscillator. It is possible to fine tune the output data rate and filter notch at low output data rates using the SINC3\_MAPx bit. See the Sinc3 Filter section for more information.

#### **Internal Oscillator**

The internal oscillator runs at 16 MHz and is internally divided down to 2 MHz for the modulator and can be used as the ADC master clock. The internal oscillator is the default clock source for the AD7172-4 and is specified with an accuracy of -2.6% to +2.5%.

There is an option to allow the internal clock oscillator to be output on the XTAL2/CLKIO pin. The clock output is driven to the IOVDD logic level. This option can affect the dc performance of the AD7172-4 due to the disturbance introduced by the output driver. The extent to which the performance is affected depends on the IOVDD voltage supply. Higher IOVDD voltages create a wider logic output swing from the driver and affect performance to a greater extent. This effect is further exaggerated if the

IOSTRENGTH bit is set at higher IOVDD levels (see Table 29 for more information).

#### **External Crystal**

If higher precision, lower jitter clock sources are required, the AD7172-4 can use an external crystal to generate the master clock. The crystal is connected to the XTAL1 and XTAL2/CLKIO pins. A recommended crystal for use is the FA-20H, a 16 MHz, 10 ppm, 9 pF crystal from Epson-Toyocom that is available in a surface-mount package. As shown in Figure 53, insert two capacitors (CX1 and CX2) from the traces connecting the crystal to the XTAL1 and XTAL2/CLKIO pins. These capacitors allow circuit tuning. Connect these capacitors to the DGND pin. The value for these capacitors depends on the length and capacitance of the trace connections between the crystal and the XTAL1 and XTAL2/CLKIO pins. Therefore, the values of these capacitors differ depending on the PCB layout and the crystal employed.




Figure 53. External Crystal Connections

The external crystal circuitry can be sensitive to the SCLK edges, depending on the SCLK frequency, IOVDD voltage, crystal circuitry layout, and the crystal used. During crystal startup, any disturbances caused by the SLCK edges may cause double edges on the crystal input, resulting in invalid conversions until the crystal voltage has reached a high enough level such that any interference from the SCLK edges is insufficient to cause double clocking. This double clocking can be avoided by ensuring that the crystal circuitry has reached a sufficient voltage level after startup before applying any SCLK.

Due to the nature of the crystal circuitry, it is therefore recommended that empirical testing of the circuit be performed under the required conditions, with the final PCB layout and crystal, to ensure correct operation.

#### **External Clock**

The AD7172-4 can also use an externally supplied clock. In systems where this is desirable, the external clock is routed to the XTAL2/CLKIO pin. In this configuration, the XTAL2/CLKIO pin accepts the externally sourced clock and routes it to the modulator. The logic level of this clock input is defined by the voltage applied to the IOVDD pin.

### **DIGITAL FILTERS**

The AD7172-4 has three flexible filter options to allow optimization of noise, settling time, and rejection:

- The sinc5 + sinc1 filter
- The sinc3 filter
- Enhanced 50 Hz and 60 Hz rejection filters




Figure 54. Digital Filter Block Diagram

The filter and output data rate are configured by setting the appropriate bits in the filter configuration register for the selected setup. Each channel can use a different setup and therefore, a different filter and output data rate. See the Register Details section for more information.

#### SINC5 + SINC1 FILTER

The sinc5 + sinc1 filter is targeted at multiplexed applications and achieves single cycle settling at output data rates of 2.6 kSPS and less. The sinc5 block output is fixed at the maximum rate of 31.25 kSPS, and the sinc1 block output data rate can be varied to control the final ADC output data rate. Figure 55 shows the frequency domain response of the sinc5 + sinc1 filter at a 50 SPS output data rate. The sinc5 + sinc1 filter has a slow roll-off over frequency and narrow notches.




Figure 55. Sinc5 + Sinc1 Filter Response at 50 SPS ODR

The output data rates with the accompanying settling time and rms noise for the sinc5 + sinc1 filter are shown in Table 20 and Table 21.

#### **SINC3 FILTER**

The sinc3 filter achieves the best single-channel noise performance at lower rates and is, therefore, most suitable for single-channel applications. The sinc3 filter always has a settling time equal to

$$t_{SETTLE} = 3/Output Data Rate$$

Figure 56 shows the frequency domain filter response for the sinc3 filter. The sinc3 filter has good roll-off over frequency and has wide notches for good notch frequency rejection.




Figure 56. Sinc3 Filter Response

The output data rates with the accompanying settling time and rms noise for the sinc3 filter are shown in Table 22 and Table 23. It is possible to fine tune the output data rate for the sinc3 filter by setting the SINC3\_MAPx bit in the filter configuration registers. If this bit is set, the mapping of the filter register changes to directly program the decimation rate of the sinc3 filter. All other options are eliminated. The data rate when on a single channel can be calculated using the following equation:

Output Data Rate = 
$$\frac{f_{MOD}}{32 \times FILTCONx[14:0]}$$

where:

 $f_{MOD}$  is the modulator rate (MCLK/2) and is equal to 1 MHz. FILTCONx[14:0] are the contents on the filter configuration registers, excluding the MSB.

For example, an output data rate of 50 SPS can be achieved with SINC3\_MAPx enabled by setting the FILTCONx[14:0] bits to a value of 625.

#### SINGLE CYCLE SETTLING

The AD7172-4 can be configured by setting the SING\_CYC bit in the ADC mode register so that only fully settled data is output, thus effectively putting the ADC into a single cycle settling mode. This mode achieves single cycle settling by reducing the output data rate to be equal to the settling time of the ADC for the selected output data rate. This bit has no effect with the sinc5 + sinc1 filter at output data rates of 2.6 kSPS and less.

Figure 57 shows a step on the analog input with single cycle settling mode disabled and the sinc3 filter selected. The analog input requires at least three cycles after the step change for the output to reach the final settled value.




Figure 57. Step Input Without Single Cycle Settling

Figure 58 shows the same step on the analog input but with single cycle settling enabled. The analog input requires at least a single cycle for the output to be fully settled. The output data rate, as indicated by the  $\overline{RDY}$  signal, is now reduced to equal the settling time of the filter at the selected output data rate.




Figure 58. Step Input with Single Cycle Settling

Table 20. Output Data Rate, Settling Time, and Noise Using the Sinc5 + Sinc1 Filter with Input Buffers Disabled

Default Output Data Rate (SPS); SING_CYC = 0 and Single Channel Enabled <sup>1</sup>	Output Data Rate (SPS/Channel); SING_CYC = 1 or with Multiple Channels Enabled <sup>1</sup>	Settling Time <sup>1</sup>	Notch Frequency (Hz)	Noise (μV rms)	Effective Resolution with 5 V Reference (Bits)	Noise (μV p-p) <sup>2</sup>	Peak-to-Peak Resolution with 5 V Reference (Bits)
31,250	6211	161 µs	31,250	8.2	20.2	66	17.2
15,625	5181	193 µs	15,625	7.0	20.4	52	17.5
10,417	4444	225 μs	10,417	6.0	20.7	45	17.8
5208	3115	321 µs	5208	4.5	21.1	33	18.2
2597	2597	385 µs	3906	3.9	21.3	29	18.4
1007	1007	993 μs	1157	2.2	22.2	15	19.3
503.8	503.8	1.99 ms	539	1.5	22.6	10	19.9
381	381	2.63 ms	401	1.3	22.9	9.1	20.1
200.3	200.3	4.99 ms	206	0.88	23.3	6.1	20.6
100.2	100.2	9.99 ms	102	0.64	23.8	4.2	21.2
59.52	59.52	16.8 ms	59.98	0.48	24	3.2	21.6
49.68	49.68	20.13 ms	50	0.47	24	3.1	21.6
20.01	20.01	49.98 ms	20	0.27	24	1.7	22.4
16.63	16.63	60.13 ms	16.67	0.25	24	1.6	22.6
10	10	100 ms	10	0.2	24	1.1	23.1
5	5	200 ms	5	0.14	24	0.75	24
2.5	2.5	400 ms	2.5	0.091	24	0.32	24
1.25	1.25	800 ms	1.25	0.088	24	0.32	24

 $<sup>^1</sup>$  The settling time is rounded to the nearest microsecond. This is reflected in the output data rate and channel switching rate. Channel switching rate = 1 ÷ settling time.

<sup>&</sup>lt;sup>2</sup> 1000 samples.

Table 21. Output Data Rate, Settling Time, and Noise Using the Sinc5 + Sinc1 Filter with Input Buffers Enabled

Default Output Data Rate (SPS); SING_CYC = 0 and Single Channel Enabled¹	Output Data Rate (SPS/Channel); SING_CYC = 1 or with Multiple Channels Enabled <sup>1</sup>	Settling Time <sup>1</sup>	Notch Frequency (Hz)	Noise (μV rms)	Effective Resolution with 5 V Reference (Bits)	Noise (μV p-p) <sup>2</sup>	Peak-to-Peak Resolution with 5 V Reference (Bits)
31,250	6211	161 µs	31,250	9.5	20	74	17
15,625	5181	193 μs	15,625	8.2	20.2	63	17.3
10,417	4444	225 µs	10,417	7.1	20.4	53	17.5
5208	3115	321 µs	5208	5.3	20.9	39	18
2597	2597	385 µs	3906	4.7	21	29	18.4
1007	1007	993 µs	1157	2.6	21.9	16	19.3
503.8	503.8	1.99 ms	539	1.8	22.4	12	19.7
381	381	2.63 ms	401	1.6	22.6	11	19.8
200.3	200.3	4.99 ms	206	1.1	23.1	7.5	20.3
100.2	100.2	9.99 ms	102	0.75	23.6	5.1	21
59.52	59.52	16.8 ms	59.98	0.62	24	3.6	21.4
49.68	49.68	20.13 ms	50	0.53	24	3.3	21.5
20.01	20.01	49.98 ms	20	0.32	24	1.8	22.4
16.63	16.63	60.13 ms	16.67	0.32	24	1.7	22.5
10	10	100 ms	10	0.25	24	1.2	23
5	5	200 ms	5	0.18	24	0.83	23.5
2.5	2.5	400 ms	2.5	0.11	24	0.35	24
1.25	1.25	800 ms	1.25	0.089	24	0.35	24

<sup>&</sup>lt;sup>1</sup> The settling time is rounded to the nearest microsecond. This is reflected in the output data rate and channel switching rate. Channel switching rate =  $1 \div$  settling time. <sup>2</sup> 1000 samples.

Table 22. Output Data Rate, Settling Time, and Noise Using the Sinc3 Filter with Input Buffers Disabled

Default Output Data Rate (SPS); SING_CYC = 0 and Single Channel Enabled <sup>1</sup>	Output Data Rate (SPS/Channel); SING_CYC = 1 or with Multiple Channels Enabled <sup>1</sup>	Settling Time <sup>1</sup>	Notch Frequency (Hz)	Noise (µV rms)	Effective Resolution with 5 V Reference (Bits)	Noise (μV p-p)²	Peak-to-Peak Resolution with 5 V Reference (Bits)
31,250	10,309	97 μs	31,250	211	15.5	1600	12.5
15,625	5,181	193 µs	15,625	27.2	18.5	205	15.6
10,417	3,460	289 μs	10,417	7.9	20.3	57	17.4
5,208	1,733	577 μs	5,208	3.7	21.4	27	18.5
2,604	867.3	1.15 ms	2,604	2.5	21.9	17	19.2
1,008	335.9	2.98 ms	1,008	1.6	22.6	11	19.8
504	167.98	5.95 ms	504	1.1	23.1	7.5	20.3
400.6	133.5	7.49 ms	400.6	0.99	23.3	6.7	20.5
200.3	66.67	14.98 ms	200.3	0.68	23.7	4.6	21
100.2	33.39	29.95 ms	100.2	0.47	24	3.1	21.6
59.98	19.99	50.02 ms	59.98	0.38	24	2.5	21.9
50	16.67	60 ms	50	0.35	24	2.3	22
20.01	6.67	149.95 ms	20.01	0.21	24	1.2	23
16.67	5.56	180 ms	16.67	0.21	24	1.1	23.1
10	3.33	300 ms	10	0.18	24	0.83	23.5
5	1.67	600 ms	5	0.18	24	0.56	24
2.5	0.83	1.2 sec	2.5	0.16	24	0.41	24
1.25	0.42	2.4 sec	1.25	0.054	24	0.27	24

<sup>&</sup>lt;sup>1</sup> The settling time is rounded to the nearest microsecond. This is reflected in the output data rate and channel switching rate. Channel switching rate =  $1 \div$  settling time. <sup>2</sup> 1000 samples.

Table 23. Output Data Rate, Settling Time, and Noise Using the Sinc3 Filter with Input Buffers Enabled

Default Output Data Rate (SPS); SING_CYC = 0 and Single Channel Enabled <sup>1</sup>	Output Data Rate (SPS/Channel); SING_CYC = 1 or with Multiple Channels Enabled¹	Settling Time <sup>1</sup>	Notch Frequency (Hz)	Noise (μV rms)	Effective Resolution with 5 V Reference (Bits)	Noise (μV p-p)²	Peak-to-Peak Resolution with 5 V Reference (Bits)
31,250	10,309	97 μs	31,250	212	15.5	1600	12.5
15,625	5,181	193 µs	15,625	27.7	18.5	210	15.5
10,417	3,460	289 µs	10,417	8.5	20.2	63	17.3
5,208	1,733	577 μs	5,208	4.3	21.2	28	18.4
2,604	867.3	1.15 ms	2,604	3.0	21.7	20	19
1,008	335.9	2.98 ms	1,008	1.8	22.4	13	19.6
504	167.98	5.95 ms	504	1.3	22.9	8.9	20.1
400.6	133.5	7.49 ms	400.6	1.2	23	8.2	20.2
200.3	66.67	14.98 ms	200.3	0.82	23.5	5.6	20.8
100.2	33.39	29.95 ms	100.2	0.57	24	3.8	21.3
59.98	19.99	50.02 ms	59.98	0.45	24	2.8	21.8
50	16.67	60 ms	50	0.44	24	2.5	22
20.01	6.67	149.95 ms	20.01	0.26	24	1.3	22.9
16.67	5.56	180 ms	16.67	0.24	24	1.2	23
10	3.33	300 ms	10	0.19	24	0.91	23.4
5	1.67	600 ms	5	0.12	24	0.62	24
2.5	0.83	1.2 sec	2.5	0.098	24	0.45	24
1.25	0.42	2.4 sec	1.25	0.073	24	0.29	24

<sup>&</sup>lt;sup>1</sup> The settling time is rounded to the nearest microsecond. This is reflected in the output data rate and channel switching rate. Channel switching rate =  $1 \div$  settling time. <sup>2</sup> 1000 samples.

#### **ENHANCED 50 Hz AND 60 Hz REJECTION FILTERS**

The enhanced filters provide rejection of 50 Hz and 60 Hz simultaneously and allow the user to trade off settling time and rejection. These filters can operate up to 27.27 SPS or can reject up to 90 dB of 50 Hz  $\pm$  1 Hz and 60 Hz  $\pm$  1 Hz interference. These filters are operated by postfiltering the output of the sinc5 + sinc1 filter. For this reason, the sinc5 + sinc1 filter must be

selected when using the enhanced filters to achieve the specified settling time and noise performance. Table 24 shows the output data rates with the accompanying settling time, rejection, and rms noise. Figure 59 to Figure 66 show the frequency domain plots of the responses from the enhanced filters.

Table 24. Enhanced Filters Output Data Rate, Noise, Settling Time, and Rejection Using the Enhanced Filters

Output Data Rate (SPS)	Settling Time (ms)	Simultaneous Rejection of 50 Hz ± 1 Hz and 60 Hz ± 1 Hz(dB) <sup>1</sup>	Noise (μV rms)	Peak-to-Peak Resolution (Bits)	Comments
27.27	36.67	47	0.45	21.4	See Figure 59 and Figure 62
25	40.0	62	0.44	21.4	See Figure 60 and Figure 63
20	50.0	85	0.41	21.7	See Figure 61 and Figure 64
16.667	60.0	90	0.417	21.7	See Figure 65 and Figure 66

<sup>&</sup>lt;sup>1</sup> Master clock = 2.00 MHz.




Figure 59. 27.27 SPS ODR, 36.67 ms Settling Time




Figure 60. 25 SPS ODR, 40 ms Settling Time




Figure 61. 20 SPS ODR, 50 ms Settling Time




Figure 62. 27.27 SPS ODR, 36.67 ms Settling Time (40 Hz to 70 Hz)




Figure 63. 25 SPS ODR, 40 ms Settling Time (40 Hz to 70 Hz)




Figure 64. 20 SPS ODR, 50 ms Settling Time (40 Hz to 70 Hz)




Figure 65. 16.667 SPS ODR, 60 ms Settling Time




Figure 66. 16.667 SPS ODR, 60 ms Settling Time (40 Hz to 70 Hz)

### **OPERATING MODES**

The AD7172-4 has a number of operating modes that can be set from the ADC mode register and interface mode register (see Table 28 and Table 29). These modes are as follows and are described in the following sections:

- Continuous conversion mode
- Continuous read mode
- Single conversion mode
- Standby mode
- Power-down mode
- Calibration modes (three)


#### **CONTINUOUS CONVERSION MODE**

Continuous conversion mode is the default power-up mode. The AD7172-4 converts continuously, and the  $\overline{\text{RDY}}$  bit in the status register goes low each time a conversion is complete. If  $\overline{\text{CS}}$  is low, the  $\overline{\text{RDY}}$  output also goes low when a conversion is complete. To read a conversion, write to the communications register to indicate that the next operation is a read of the data

register. When the data-word has been read from the data register, the  $\overline{DOUT}/\overline{RDY}$  pin goes high. The user can read this register additional times, if required. However, ensure that the data register is not being accessed at the completion of the next conversion; otherwise, the new conversion word is lost.

When several channels are enabled, the ADC automatically sequences through the enabled channels, performing one conversion on each channel. When all the channels have been converted, the sequence starts again with the first channel. The channels are converted in order from the lowest enabled channel to the highest enabled channel. The data register is updated as soon as each conversion is available. The  $\overline{RDY}$  output pulses low each time a conversion is available. The user can then read the conversion while the ADC converts the next enabled channel.

If the DATA\_STAT bit in the interface mode register is set to 1, the contents of the status register, along with the conversion data, are output each time the data register is read. The status register indicates the channel to which the conversion corresponds.




3

### **CONTINUOUS READ MODE**

In continuous read mode, it is not required to write to the communications register before reading  $\overline{ADC}$  data; apply only the required number of SCLKs after the  $\overline{RDY}$  output goes low to indicate the end of a conversion. When the conversion is read, the  $\overline{RDY}$  output returns high until the next conversion is available. In this mode, the data can be read only once. Ensure that the data-word is read before the next conversion is complete. If the user has not read the conversion before the completion of the next conversion or if insufficient serial clocks are applied to the AD7172-4 to read the data-word, the serial output register is reset shortly before the next conversion is complete, and the new conversion is placed in the output serial register. The ADC must be configured for continuous conversion mode to use continuous read mode.

To enable continuous read mode, set the CONTREAD bit in the interface mode register. When this bit is set, the only serial interface operations possible are reads from the data register. To exit continuous read mode, issue a dummy read of the ADC data register command (0x44) while the  $\overline{RDY}$  output is low. Alternatively, apply a software reset, that is, 64 SCLKs with  $\overline{CS}=0$  and DIN = 1. This resets the ADC and all register contents. These are the only commands that the interface recognizes after it is placed in continuous read mode. Hold DIN low in continuous read mode until an instruction is to be written to the device.

If multiple ADC channels are enabled, each channel is output in turn, with the status bits being appended to the data if the DATA\_STAT bit is set in the interface mode register. The status register indicates the channel to which the conversion corresponds.




### SINGLE CONVERSION MODE

In single conversion mode, the AD7172-4 performs a single conversion and is placed in standby mode after the conversion is complete. The  $\overline{RDY}$  output goes low to indicate the completion of a conversion. When the data-word has been read from the data register, the  $\overline{RDY}$  output goes high. The data register can be read several times, if required, even when the  $\overline{RDY}$  output has gone high.

If several channels are enabled, the ADC automatically sequences through the enabled channels and performs a conversion on each channel. When a conversion is started, the  $\overline{\text{RDY}}$  output goes high and remains high until a valid conversion is available and  $\overline{\text{CS}}$  is low. When the conversion is available, the  $\overline{\text{RDY}}$ 

output goes low. The ADC then selects the next channel and begins a conversion. The user can read the present conversion while the next conversion is being performed. When the next conversion is complete, the data register is updated; therefore, the user has a limited period in which to read the conversion. When the ADC has performed a single conversion on each of the selected channels, it returns to standby mode.

If the DATA\_STAT bit in the interface mode register is set to 1, the contents of the status register, along with the conversion, are output each time the data register is read. The two LSBs of the status register indicate the channel to which the conversion corresponds.



### STANDBY AND POWER-DOWN MODES

In standby mode, most blocks are powered down. The LDO regulators remain active so that the registers maintain their contents. The crystal oscillator remains active if selected. To power down the clock in standby mode, set the CLOCKSEL bits in the ADC mode register to 00 (internal oscillator mode).

In power-down mode, all blocks are powered down, including the LDO regulators. All registers lose their contents, and the GPIO outputs are placed in three-state. To prevent accidental entry to power-down mode, the ADC must first be placed in standby mode. Exiting power-down mode requires 64 SCLKs with  $\overline{\text{CS}} = 0$  and DIN = 1, that is, a serial interface reset. A delay of 500  $\mu$ s is recommended before issuing a subsequent serial interface command to allow the LDO regulator to power up.

### **CALIBRATION**

The AD7172-4 allows a two-point calibration to be performed to eliminate any offset and gain errors. Three calibration modes are used to eliminate these offset and gain errors on a per setup basis:

- Internal zero-scale calibration mode
- System zero-scale calibration mode
- System full-scale calibration mode

There is no internal full-scale calibration mode because this is calibrated in the factory at the time of production.

Only one channel can be active during calibration. After each conversion, the ADC conversion result is scaled using the ADC calibration registers before being written to the data register.

The default value of the offset register is 0x800000, and the nominal value of the gain register is 0x555555. The calibration range of the ADC gain is from  $0.4 \times V_{\text{REF}}$  to  $1.05 \times V_{\text{REF}}$ . The following equations show the calculations that are used. In unipolar mode, the ideal relationship—that is, not taking into account the ADC gain error and offset error—is as follows:

$$Data = \left[\frac{0.75 \times V_{IN}}{V_{REF}} \times 2^{23} - (Offset - 0 \times 800000)\right] \times \frac{Gain}{0 \times 400000} \times 2$$

In bipolar mode, the ideal relationship—that is, not taking into account the ADC gain error and offset error—is as follows:

$$Data = \left[ \frac{0.75 \times V_{IN}}{V_{REF}} \times 2^{23} - (Offset - 0 \times 800000) \right] \times \frac{Gain}{0 \times 400000} + 0 \times 800000$$

To start a calibration, write the relevant value to the mode bits in the ADC mode register. The DOUT/ $\overline{RDY}$  pin and the  $\overline{RDY}$  bit in the status register go high when the calibration initiates. When the calibration is complete, the contents of the corresponding offset or gain register are updated, the  $\overline{RDY}$  bit in the status register is reset and the  $\overline{RDY}$  output pin returns low (if  $\overline{CS}$  is low), and the AD7172-4 reverts to standby mode.

During an internal offset calibration, the selected positive analog input pin is disconnected, and both modulator inputs are connected internally to the selected negative analog input pin. Therefore, it is necessary to ensure that the voltage on the selected negative analog input pin does not exceed the allowed limits and is free from excessive noise and interference.

However, for system calibrations the system zero-scale (offset) and system full-scale (gain) voltages must be applied to the ADC pins before initiating the calibration modes. As a result, errors external to the ADC are removed.

From an operational point of view, treat a calibration like another ADC conversion. An offset calibration, if required, must always be performed before a full-scale calibration. Set the system software to monitor the  $\overline{RDY}$  bit in the status register or the  $\overline{RDY}$  output to determine the end of a calibration via a polling sequence or an interrupt driven routine. All calibrations require a time equal to the settling time of the selected filter and output data rate to be completed.

An internal offset calibration, system zero-scale calibration, and system full-scale calibration can be performed at any output data rate. Using lower output data rates results in better calibration accuracy and is accurate for all output data rates. A new offset calibration is required for a given channel if the reference source for that channel is changed.

The offset error is typically  $\pm 75~\mu V$  and an offset calibration reduces the offset error to the order of the noise. The gain error is factory calibrated at ambient temperature. Following this calibration, the gain error is typically  $\pm 5~ppm$  of FSR.

The AD7172-4 provides the user with access to the on-chip calibration registers, allowing the microprocessor to read the calibration coefficients of the device and to write its own calibration coefficients. A read or write of the offset and gain registers can be performed at any time except during an internal or self calibration.

# **DIGITAL INTERFACE**

The programmable functions of the AD7172-4 are controlled via the SPI. The serial interface of the AD7172-4 consists of four signals:  $\overline{\text{CS}}$ , DIN, SCLK, and DOUT/ $\overline{\text{RDY}}$ . The DIN input transfers data into the on-chip registers, and the DOUT output accesses data from the on-chip registers. SCLK is the serial clock input for the device, and all data transfers (either on the DIN input or on the DOUT output) occur with respect to the SCLK signal.

The DOUT/ $\overline{RDY}$  pin also functions as a data ready signal, with the output going low if  $\overline{CS}$  is low when a new data-word is available in the data register. The  $\overline{RDY}$  output is reset high when a read operation from the data register is complete. The  $\overline{RDY}$  output also goes high before updating the data register to indicate when not to read from the device to ensure that a data read is not attempted while the register is being updated. Take care to avoid reading from the data register when the  $\overline{RDY}$  output is about to go low. The best method to ensure that no data read occurs is to always monitor the  $\overline{RDY}$  output. Start reading the data register as soon as the  $\overline{RDY}$  output goes low, and ensure a sufficient SCLK rate, such that the read is completed before the next conversion result.  $\overline{CS}$  is used to select a device.  $\overline{CS}$  can decode the AD7172-4 in systems where several components are connected to the serial bus.

Figure 2 and Figure 3 show timing diagrams for interfacing to the AD7172-4 using  $\overline{\text{CS}}$  to decode the device. Figure 2 shows the timing for a read operation from the AD7172-4, and Figure 3 shows the timing for a write operation to the AD7172-4. It is possible to read from the data register several times even though the  $\overline{\text{RDY}}$  output returns high after the first read operation. However, take care to ensure that the read operations are complete before the next output update occurs. In continuous read mode, the data register can be read only once.

Operate the serial interface in 3-wire mode by tying  $\overline{\text{CS}}$  low. In this case, the SCLK, DIN, and DOUT/ $\overline{\text{RDY}}$  pins are used to communicate with the AD7172-4. The end of the conversion can also be monitored using the  $\overline{\text{RDY}}$  bit in the status register.

The AD7172-4 can be reset by writing 64 SCLKs with  $\overline{CS} = 0$  and DIN = 1. A reset returns the interface to the state in which it expects a write to the communications register. This operation resets the contents of all registers to their power-on values. Following a reset, allow a period of 500  $\mu$ s before addressing the serial interface.

### **CHECKSUM PROTECTION**

The AD7172-4 has a checksum mode that can improve interface robustness. Using the checksum ensures that only valid data is written to a register and allows data read from a register to be validated. If an error occurs during a register write, the CRC\_ERROR bit is set in the status register. However, to ensure that the register write is successful, read back the register and verify the checksum.

For CRC checksum calculations during a write operation, the following polynomial is always used:

$$x^8 + x^2 + x + 1$$

During read operations, the user can select between this polynomial and a simpler exclusive OR (XOR) function. The XOR function requires less time to process on the host microcontroller than the polynomial-based checksum. The CRC\_EN bits in the interface mode register enable and disable the checksum and allow the user to select between the polynomial check and the simple XOR check.

The checksum is appended to the end of each read and write transaction. The checksum calculation for the write transaction is calculated using the 8-bit command word and the 8-bit to 24-bit data. For a read transaction, the checksum is calculated using the command word and the 8-bit to 32-bit data output. Figure 70 and Figure 71 show SPI write and read transactions, respectively.




Figure 70. SPI Write Transaction with CRC




Figure 71. SPI Read Transaction with CRC

If checksum protection is enabled when continuous read mode is active, an implied read data command of 0x44 before every data transmission must be accounted for when calculating the checksum value. This implied read data command ensures a nonzero checksum value even if the ADC data equals 0x0000000.

### **CRC CALCULATION**

### **Polynomial**

The checksum, which is eight bits wide, is generated using the polynomial

$$x^8 + x^2 + x + 1$$

To generate the checksum, the data is left shifted by eight bits to create a number ending in eight Logic 0s. The polynomial is

aligned so that the MSB is adjacent to the leftmost Logic 1 of the data. An XOR function is applied to the data to produce a new, shorter number. The polynomial is again aligned so that its MSB is adjacent to the leftmost Logic 1 of the new result, and the procedure is repeated. This process repeats until the original data is reduced to a value less than the polynomial. This is the 8-bit checksum.

### Example of a Polynomial CRC Calculation—24-Bit Word: 0x654321 (8-Bit Command and 16-Bit Data)

An example of generating the 8-bit checksum using the polynomial based checksum is as follows:

Initial value 011001010100001100100001

01100101010000110010000100000000

 $x^8 + x^2 + x + 1$ 100000111 100100100000110010000100000000

XOR result

left shifted eight bits

polynomial

100000111 polynomial

100011000110010000100000000XOR result

100000111 polynomial

11111110010000100000000 XOR result

polynomial value 100000111

1111101110000100000000XOR result

polynomial value 100000111

111100000000100000000 XOR result

100000111 polynomial value

11100111000100000000 XOR result

100000111 polynomial value

1100100100100000000 XOR result

100000111 polynomial value

XOR result 100101010100000000

100000111 polynomial value

101101100000000 XOR result

100000111 polynomial value

1101011000000 XOR result

100000111 polynomial value

XOR result 101010110000

polynomial value 100000111

XOR result 1010001000

100000111 polynomial value

10000110 checksum = 0x86

Rev. B | Page 40 of 61

### **XOR Calculation**

The checksum, which is 8 bits wide, is generated by splitting the data into bytes and then performing an XOR of the bytes.

# Example of an XOR Calculation—24-Bit Word: 0x654321 (8-Bit Command and 16-Bit Data)

Using the previous example, divide into three bytes: 0x65, 0x43, and 0x21

01100101 0x65 01000011 0x43

00100110 XOR result

00100001 0x21 00000111 CRC

# INTEGRATED FUNCTIONS

The AD7172-4 has integrated functions that improve the usefulness of a number of applications as well as serve diagnostic purposes in safety conscious applications.

### **GENERAL-PURPOSE INPUT/OUTPUT**

The AD7172-4 has two digital GPIO pins (GPIO0 and GPIO1) and two general-purpose digital output pins (GPO2 and GPO3). As the naming convention suggests, the GPIO0 and GPIO1 pins can be configured as inputs or outputs, but GPO2 and GPO3 are outputs only. The GPIOx and GPOx pins are enabled using the following bits in the GPIOCON register: IP\_EN0, IP\_EN1 (or OP\_EN0, OP\_EN1) for GPIO0 and GPIO1, and OP\_EN2\_3 for GPO2 and GPO3.

When the GPIO0 pin or the GPIO1 pin is enabled as an input, the logic level at the pin is contained in the GP\_DATA0 or GP\_DATA1 bit, respectively. When the GPIO0, GPIO1, GPO2, or GPO3 pin is enabled as an output, the GP\_DATA0, GP\_DATA1, GP\_DATA2, or GP\_DATA3 bit, respectively, determine the logic level output at the pin. The logic levels for these pins are referenced to AVDD1 and AVSS.

The ERROR pin can also be used as a general-purpose output. When the ERR\_EN bits in the GPIOCON register are set to 11, the ERROR pin operates as a general-purpose output. In this configuration, the ERR\_DAT bit in the GPIOCON register determines the logic level output at the pin. The logic level for the pin is referenced to IOVDD and DGND.

All general-purpose outputs have an active pull-up.

### **EXTERNAL MULTIPLEXER CONTROL**

If an external multiplexer is used to increase the channel count, the multiplexer logic pins can be controlled via the AD7172-4 GPIOx pins. With the MUX\_IO bit, the GPIOx timing is controlled by the ADC; therefore, the channel change is synchronized with the ADC, eliminating any need for external synchronization.

### **DELAY**

It is possible to insert a programmable delay before the AD7172-4 begins to take samples. This delay allows an external amplifier or multiplexer to settle and can also alleviate the specification requirements for the external amplifier or multiplexer. Eight programmable settings, ranging from 0  $\mu$ s to 8 ms, can be set using the delay bits in the ADC mode register (Register 0x01, Bits[10:8]).

If a delay greater than 0  $\mu$ s is selected and the HIDE\_DELAY bit in the ADC mode register is set to 0, this delay is added to the conversion time, regardless of the selected output data rate.

When using the sinc5 + sinc1 filter, it is possible to hide this delay such that the output data rate remains the same as the output data rate without the delay enabled. If the HIDE\_DELAY bit is set to 1 and the selected delay is less than half of the conversion time, the delay can be absorbed by reducing the number of averages the digital filter performs, which keeps the conversion time the same but can affect the noise performance.

The effect on the noise performance depends on the delay time compared to the conversion time. It is possible to absorb the delay only for output data rates less than 2.6 kSPS with the exception of the following four rates, which cannot absorb any delay: 381 SPS, 59.52 SPS, 49.68 SPS, and 16.66 SPS.

### 16-BIT/24-BIT CONVERSIONS

By default, the AD7172-4 generates 24-bit conversions. However, the width of the conversions can be reduced to 16 bits. Setting the WL16 bit in the interface mode register to 1 rounds all data conversions to 16 bits. Clearing this bit sets the width of the data conversions to 24 bits.

### **DOUT RESET**

The serial interface uses a shared DOUT/ $\overline{RDY}$  pin. By default, this pin outputs the  $\overline{RDY}$  signal. During a data read, this pin outputs the data from the register being read. After the read is complete, the pin reverts to outputting the  $\overline{RDY}$  signal after a short fixed period of time (t<sub>7</sub>). However, this time may be too short for some microcontrollers and can be extended until the  $\overline{CS}$  pin is brought high by setting the DOUT\_RESET bit in the interface mode register to 1. This setting means that  $\overline{CS}$  must frame each read operation and compete the serial interface transaction.

### **SYNCHRONIZATION**

### **Normal Synchronization**

When the SYNC\_EN bit in the GPIOCON register is set to 1, the SYNC pin functions as a synchronization input. The SYNC input allows the user to reset the modulator and the digital filter without affecting any of the setup conditions on the device. This feature allows the user to start to gather samples of the analog input from a known point, the rising edge of the SYNC input. The SYNC input must be low for at least one master clock cycle to ensure that synchronization occurs.

If multiple AD7172-4 devices are operated from a common master clock, they can be synchronized so that their analog inputs are sampled simultaneously. This synchronization is typically completed after each AD7172-4 device has performed its own calibration or has calibration coefficients loaded into its calibration registers. A falling edge on the SYNC input resets the digital filter and the analog modulator and places the AD7172-4 into a consistent known state. While the SYNC input is low, the AD7172-4 is maintained in this known state. On the SYNC input rising edge, the modulator and filter are taken out of this reset state, and on the next master clock edge, the device starts to gather input samples again.

The device is taken out of reset on the master clock falling edge following the  $\overline{SYNC}$  input low to high transition. Therefore, when multiple devices are being synchronized, take the  $\overline{SYNC}$  input high on the master clock rising edge to ensure that all devices are released on the master clock falling edge. If the  $\overline{SYNC}$  input is not taken high in sufficient time, a difference of one master

clock cycle between the devices is possible; that is, the instant at which conversions are available differs from device to device by a maximum of one master clock cycle.

The  $\overline{SYNC}$  input can also be used as a start conversion command for a single channel when in normal synchronization mode. In this mode, the rising edge of the  $\overline{SYNC}$  input starts a conversion, and the falling edge of the  $\overline{RDY}$  output indicates when the conversion is complete. The settling time of the filter is required for each data register update. After the conversion is complete, bring the  $\overline{SYNC}$  input low in preparation for the next conversion start signal.

# **Alternate Synchronization**

In alternate synchronization mode, the  $\overline{\text{SYNC}}$  input operates as a start conversion command when several channels of the AD7172-4 are enabled. Setting the ALT\_SYNC bit in the interface mode register to 1 enables an alternate synchronization scheme. When the  $\overline{\text{SYNC}}$  input is taken low, the ADC completes the conversion on the current channel, selects the next channel in the sequence, and then waits until the  $\overline{\text{SYNC}}$  input is taken high to start the conversion. The  $\overline{\text{RDY}}$  output goes low when the conversion is complete on the current channel, and the data register is updated with the corresponding conversion. Therefore, the  $\overline{\text{SYNC}}$  input does not interfere with the sampling on the currently selected channel but allows the user to control the instant at which the conversion begins on the next channel in the sequence.

Alternate synchronization mode can be used only when several channels are enabled. It is not recommended to use this mode when a single channel is enabled.

### **ERROR FLAGS**

The status register contains three error bits (ADC\_ERROR, CRC\_ERROR, and REG\_ERROR) that flag errors with the ADC conversion, errors with the CRC check, and errors caused by changes in the registers, respectively. In addition, the ERROR output can indicate that an error has occurred.

## ADC\_ERROR

The ADC\_ERROR bit in the status register flags any errors that occur during the conversion process. The flag is set when an overrange or underrange result is output from the ADC. The ADC also outputs all 0s or all 1s when an undervoltage or overvoltage occurs. This flag is reset only when the overvoltage or undervoltage is removed. This flag is not reset by a read of the data register.

### CRC ERROR

If the CRC value that accompanies a write operation does not correspond with the information sent, the CRC\_ERROR flag is set. The flag is reset when the status register is explicitly read.

## REG\_ERROR

The REG\_ERROR flag is used in conjunction with the REG\_CHECK bit in the interface mode register. When the REG\_CHECK bit is set, the AD7172-4 monitors the values in

the on-chip registers. If a bit changes, the REG\_ERROR bit is set to 1. Therefore, for writes to the on-chip registers, set the REG\_CHECK bit to 0. When the registers have been updated, the REG\_CHECK bit can be set to 1. The AD7172-4 calculates a checksum of the on-chip registers. If one of the register values has changed, the REG\_ERROR bit is set to 1. If an error is flagged, the REG\_CHECK bit must be set to 0 to clear the REG\_ERROR bit in the status register. The register check function does not monitor the data register, status register, or interface mode register.

### **ERROR** Input/Output

The ERROR pin functions as an error input/output pin or as a general-purpose output pin. The ERR\_EN bits in the GPIOCON register determine the function of the pin.

When ERR\_EN is set to 10, the ERROR pin functions as an open-drain error output. The three error bits in the status register (ADC\_ERROR, CRC\_ERROR, and REG\_ERROR) are ORed, inverted, and mapped to the ERROR output. Therefore, the ERROR output indicates that an error has occurred. The status register must be read to identify the error source.

When ERR\_EN is set to 01, the ERROR pin functions as an error input. The error output of another component can be connected to the AD7172-4 ERROR input so that the AD7172-4 indicates when an error occurs on either itself or the external component. The value on the ERROR input is inverted and ORed with the errors from the ADC conversion, and the result is indicated via the ADC\_ERROR bit in the status register. The value of the ERROR input is reflected in the ERR\_DAT bit in the GPIO onfiguration register.

The  $\overline{ERROR}$  input/output is disabled when  $\overline{ERR\_EN}$  is set to 00. When the  $\overline{ERR\_EN}$  bits are set to 11, the  $\overline{ERROR}$  pin operates as a general-purpose output.

### DATA\_STAT

The contents of the status register can be appended to each conversion on the AD7172-4 using the DATA\_STAT bit in the IFMODE register. This function is useful if several channels are enabled. Each time a conversion is output, the contents of the status register are appended. The two LSBs of the status register indicate to which channel the conversion corresponds. In addition, the user can determine if any errors are being flagged by the error bits.

### **IOSTRENGTH**

The serial interface can operate with a power <u>supply</u> as low as 2 V. However, at this low voltage, the DOUT/RDY pin may not have sufficient drive strength if there is moderate parasitic capacitance on the board or if the SCLK frequency is high. The IOSTRENGTH bit in the interface mode register increases the drive strength of the DOUT/RDY pin.

# **GROUNDING AND LAYOUT**

The analog inputs and reference inputs are differential and, therefore, most of the voltages in the analog modulator are common-mode voltages. The high common-mode rejection of the device removes common-mode noise on these inputs. The analog and digital supplies to the AD7172-4 are independent and connected to separate pins to minimize coupling between the analog and digital sections of the device. The digital filter provides rejection of broadband noise on the power supplies, except at integer multiples of the master clock frequency.

The digital filter also removes noise from the analog and reference inputs, provided that these noise sources do not saturate the analog modulator. As a result, the AD7172-4 is more immune to noise interference than a conventional high resolution converter. However, because the resolution of the AD7172-4 is high and the noise levels from the converter are so low, take care with regard to grounding and layout.

The PCB that houses the ADC must be designed such that the analog and digital sections are separated and confined to certain areas of the board. A minimum etch technique is generally best for ground planes because it results in the best shielding.

In any layout, the user must consider the flow of currents in the system, ensuring that the paths for all return currents are as close as possible to the paths the currents took to reach their destinations.

Avoid running digital lines under the device because this couples noise onto the die. Allow the analog ground plane to run under the AD7172-4 to prevent noise coupling. The power

supply lines to the AD7172-4 must use as wide a trace as possible to provide low impedance paths and reduce glitches on the power supply line. Shield fast switching signals like clocks with digital ground to prevent radiating noise to other sections of the board and never run clock signals near the analog inputs. Avoid crossover of digital and analog signals. Run traces on opposite sides of the board at right angles to each other. This technique reduces the effects of feedthrough on the board. A microstrip technique is by far the best but is not always possible with a double-sided board.

Good decoupling is important when using high resolution ADCs. The AD7172-4 has three power supply pins: AVDD1, AVDD2, and IOVDD. The AVDD1 and AVDD2 pins are referenced to AVSS, and the IOVDD pin is referenced to DGND. Decouple AVDD1 and AVDD2 with a 10  $\mu F$  capacitor in parallel with a 0.1  $\mu F$  capacitor to AVSS on each pin. Place the 0.1  $\mu F$  capacitor as close as possible to the device on each supply, ideally right up against the device. Decouple IOVDD with a 10  $\mu F$  capacitor in parallel with a 0.1  $\mu F$  capacitor to DGND. Decouple all analog inputs to AVSS. Decouple the REF± and REF2± pins to AVSS.

The AD7172-4 also has two on-board LDO regulators, one that regulates the AVDD2 supply and one that regulates the IOVDD supply. For the REGCAPA pin, use 1  $\mu$ F and 0.1  $\mu$ F capacitors to AVSS. Similarly, for the REGCAPD pin, use 1  $\mu$ F and 0.1  $\mu$ F capacitors to DGND.

If using the AD7172-4 for split supply operation, a separate plane must be used for AVSS.

# **REGISTER SUMMARY**

Table 25. Register Summary

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x00	COMMS	[7:0]	WEN	R/W		•	R.	Ā	•	•	0x00	W
0x00	STATUS	[7:0]	RDY	ADC_ERROR	CRC_ERROR	REG_ERROR	RESERVED	:	CHANNEL		0x80	R
0x01	ADCMODE	[15:8]	RESERVED	HIDE DELAY	SING CYC	RESER	- VED	1	DELAY		0x2000	RW
		[7:0]	RESERVED		MODE	1	CLO	CKSEL	RESE	ERVED	1	
0x02	IFMODE	[15:8]		RESERVED		ALT_SYNC	IOSTRENGTH	RES	ERVED	DOUT RESET	0x0000	RW
		[7:0]	CONTREAD	DATA_STAT	REG_CHECK	RESERVED	CRO	C EN	RESERVED	WL16	1	
0x03	REGCHECK	[23:0]			:	REGISTER_CH	-	_				
0x04	DATA	[23:0]				DATA[2					0x000000	R
0x06	GPIOCON	[15:8]	RESERVED	PDSW	OP_EN2_3		SYNC_EN	. ER	R EN	ERR_DAT	0x0800	RW
		[7:0]	GP DATA3	GPDATA2	IP EN1	IP_EN0	OP_EN1	OP_EN0	GP_DATA1	GP DATA0		
0x07	ID	[15:8]			<u>:</u>	ID[15		<u> </u>	:	:	0x205X	R
		[7:0]				ID[7:						
0x10	CH0	[15:8]	CH_EN0	l	SETUP SELO			RVED	AINPO	DS0[4:3]	0x8001	RW
		[7:0]		AINPOS0[2:0]				AINNEG0				
0x11	CH1	[15:8]	CH_EN1	1	SETUP_SEL1	ı	RESE	RVED	AINPO	DS1[4:3]	0x0001	RW
		[7:0]	_	AINPOS1[2:0]			1	AINNEG1	ı		1	
0x12	CH2	[15:8]	CH_EN2	1	SETUP_SEL2		RESE	RVED	AINPO	DS2[4:3]	0x0001	RW
		[7:0]	_	AINPOS2[2:0]				AINNEG2	1		1	
0x13	CH3	[15:8]	CH_EN3	I	SETUP_SEL3	I.	RESE	RVED	AINPO	DS3[4:3]	0x0001	RW
		[7:0]		AINPOS3[2:0]			1	AINNEG3				
0x14	CH4	[15:8]	CH_EN4	1	SETUP_SEL4	1	RESE	RVED	AINPO	DS4[4:3]	0x0001	RW
		[7:0]	_	AINP	OS4[2:0]				INEG4			
0x15	CH5	[15:8]	CH_EN5	I	SETUP_SEL5		RESE	RVED		OS5[4:3] 0x0001		RW
		[7:0]		AINPOS5[2:0]				AINNEG5	1		-	
0x16	CH6	[15:8]	CH_EN6	/ (1 055[2.10]	SETUP_SEL6	Į.	RESE	RVED	AINPO	DS6[4:3]	0x0001	RW
		[7:0]		AINPOS6[2:0]				AINNEG6			-	
0x17	CH7	[15:8]	CH EN7	71. 050[2.0]	SETUP_SEL7	i	RESE	RVED	AINPO	DS7[4:3]	0x0001	RW
0,1.7	C ,	[7:0]	c	AINPOS7[2:0]	32.0322/	1		AINNEG7	7	,5,[5]		
0x20	SETUPCON0	[15:8]		RESERVED		BI_UNIPOLAR0	REFBUF0+	REFBUF0-	: AINBUF0+	AINBUF0+ AINBUF0-		RW
07120	52.0. 00.10	[7:0]	BURNOUT_EN0		RF	F SELO		-	ERVED		0x1000	
0x21	SETUPCON1	[15:8]	DOTATION 1_ENG	RESERVED	<u> </u>	BI_UNIPOLAR1	REFBUF1+	REFBUF1-	: AINBUF1+	: AINBUF1-	0x1000	RW
OXZI	SETOT CONT	[7:0]	BURNOUT_EN1		RE	F SEL1	I TELEBOTTI	-	ERVED	: 71110011	- OXTOOO	
0x22	SETUPCON2	[15:8]	DOM/OOT_ENT	RESERVED	i 142	BI_UNIPOLAR2	REFBUF2+	REFBUF2-		AINBUF2-	- 0x1000	RW
OXZZ	SETOT CONE	[7:0]	BURNOUT_EN2		RF	F SEL2	TIEL BOLZ		ERVED	: 71110012	- OXTOOO	
0x23	SETUPCON3	[15:8]	DOTATION 1_ETT2	RESERVED		BI_UNIPOLAR3	REFBUF3+	REFBUF3-		: AINBUF3-	0x1000	RW
OKES	SETOT CONS	[7:0]	BURNOUT_EN3		RF	F_SEL3	I TELEBOTST		ERVED	. 7.1110013	- 0000	
0x24	SETUPCON4	[15:8]	DOM/OCT_ENS	RESERVED	i ne	BI_UNIPOLAR4	REFBUF4+	REFBUF4-		AINBUF4-	0x1000	RW
UXZ-T	SETOT COTT	[7:0]	BURNOUT_EN4		. RF	F SEL4	I RELIBORAT		ERVED	· Allybor	0000	11.00
0x25	SETUPCON5	[15:8]	DOTATION 1_ERT	RESERVED		BI_UNIPOLAR5	REFBUF5+	REFBUF5-		: AINBUF5-	0x1000	RW
OALS	SETOT CONS	[7:0]	BURNOUT EN5		RE	F SEL5	I RELIBORST	-	ERVED	: ////	- OXTOOO	
0x26	SETUPCON6	[15:8]	DOM/OOT_ENS	RESERVED	, in	-	REFBUF6+	REFBUF6-		: AINBUF6-	0x1000	RW
ONZO	SETOT CONO	[7:0]	BURNOUT_EN6		RF	F_SEL6	I RELIBOROR		ERVED	. /////	- 0000	
0x27	SETUPCON7	[15:8]	DOM/OOT_ENO	RESERVED	i ne	•	REFBUF7+	_	AINBUF7+	AINBUF7-	0x1000	RW
OAL	SETOT COTO	[7:0]	BURNOUT_EN7		. RF	F_SEL7	I RELIBORATI	-	ERVED	: ////	- 0000	
0x28	FILTCON0	[15:8]	SINC3_MAP0	NESERVED	RESERVED	3LL/	ENHFILTEN0	I	ENHFILTO		0x0500	RW
0,20	HEICONO	[7:0]	RESERVED	OPI	DER0	1	LINITIETENO	ODR0	LINITILIO		0,0000	1144
0x29	FILTCON1	[15:8]	SINC3_MAP1	On	RESERVED	I	ENHFILTEN1	I	ENHFILT1		0x0500	RW
UXZ3	HEICONT	[7:0]	RESERVED	OPI	DER1	1	I CIVILITE I CIVI	ODR1	LINITILIT		0,0000	1144
0x2A	FILTCON2	[15:8]	SINC3_MAP2	On	RESERVED	i	ENHFILTEN2	I	ENHFILT2		0x0500	RW
UXZA	FILTCOINZ	[7:0]	RESERVED	OPI	DER2	1	LINITILITEINZ	ODR2	CINITILIZ		0x0300	LVV
0x2B	FILTCON3		SINC3 MAP3	ON	RESERVED	1	ENHFILTEN3	!	ENHFILT3		0x0500	RW
UXZB	FILICONS	[15:8] [7:0]	RESERVED	OPI	DER3	1	EINFILIENS	ODR3	ENTIFILIS		0x0300	LVV
0,420	FILTCONA			ON	RESERVED	L	ENHFILTEN4	I	ENILIEII TA		0,0500	DW
0x2C	FILTCON4	[15:8]	SINC3_MAP3	CD		1	EINTIFIL I EIN4	ODP4	ENHFILT4		0x0500	RW
0,20	FILTCOME	[7:0]	RESERVED	ORI	DER4	1	ENILEUTENE	ODR4	ENILIEU TE		0,0500	DIA
UX2D	FILTCON5	[15:8]	SINC3_MAP3	000	RESERVED	1	ENHFILTEN5	ODDE	ENHFILT5		0x0500	RW
0. 25	FILTCOM	[7:0]	RESERVED	OR	DER5	1	ENUIEN TENS	ODR5			00500	DIA
0x2E	FILTCON6	[15:8]	SINC3_MAP3		RESERVED	1	ENHFILTEN6	0000			0x0500	RW
		[7:0]	RESERVED	i ORI	DER6	1		ODR6			1	

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x2F	FILTCON7	[15:8]	SINC3_MAP3		RESER'	VED	ENHFILTEN7		ENHFIL	.T7	0x0500	RW
		[7:0]	RESERVED		ORDER7		•	ODR7	,			
0x30	OFFSET0	[23:0]				OF	FSET0[23:0]				0x800000	RW
0x31	OFFSET1	[23:0]				OF	FSET1[23:0]				0x800000	RW
0x32	OFFSET2	[23:0]				OF	FSET2[23:0]				0x800000	RW
0x33	OFFSET3	[23:0]				OF	FSET3[23:0]				0x800000	RW
0x34	OFFSET4	[23:0]				OF	FSET5[23:0]				0x800000	RW
0x35	OFFSET5	[23:0]		OFFSET6[23:0]								RW
0x36	OFFSET6	[23:0]		OFFSET6[23:0]								RW
0x37	OFFSET7	[23:0]				OF	FSET7[23:0]				0x800000	RW
0x38	GAIN0	[23:0]				G	AIN0[23:0]				0x5XXXX0	RW
0x39	GAIN1	[23:0]				G	iAIN1[23:0]				0x5XXXX0	RW
0x3A	GAIN2	[23:0]				G	AIN2[23:0]				0x5XXXX0	RW
0x3B	GAIN3	[23:0]				G	AIN3[23:0]				0x5XXXX0	RW
0x3C	GAIN4	[23:0]				G	AIN4[23:0]				0x5XXXX0	RW
0x3D	GAIN5	[23:0]				G	AIN5[23:0]				0x5XXXX0	RW
0x3E	GAIN6	[23:0]				G	AIN6[23:0]				0x5XXXX0	RW
0x3F	GAIN7	[23:0]				G	AIN7[23:0]				0x5XXXX0	RW

# **REGISTER DETAILS**

# **COMMUNICATIONS REGISTER**

Address: 0x00, Reset: 0x00, Name: COMMS

All access to the on-chip registers must start with a write to the communications register. This write determines what register is accessed next and whether the operation is a write or a read.

**Table 26. Bit Descriptions for COMMS** 

This bit must be low to begin communications with the ADC.  This bit determines if the command is a read or write operation.  Write command  Read command  The register address bits determine which register is to be read from or write operation.  The register address bits determine which register is to be read from or write operation.  The register address bits determine which register is to be read from or write operation.  The register address bits determine which register is to be read from or write operation.  The register address bits determine which register is to be read from or write operation.  The register address bits determine which register is to be read from or write operation.  The register address bits determine which register is to be read from or write operation.	0x0 0x0 ritten to as part of the current communication. 0x00	W
O Write command   Read command   Read command   Read command   The register address bits determine which register is to be read from or with the properties of the propertie		
[5:0] RA The register address bits determine which register is to be read from or will consider a common of the register address bits determine which register is to be read from or will consider a common of the register and consider a common of the register and consider a common of the register and consider and consider and common of the register and consider and common of the register and consider and common of the register and common of the regist	ritten to as part of the current communication. 0x00	W
[5:0] RA The register address bits determine which register is to be read from or with Status register 000001 ADC mode register 000010 Interface mode register 000011 Register check register 000100 Data register 000110 GPIO configuration register 000111 ID register	ritten to as part of the current communication. 0x00	W
000000         Status register           000001         ADC mode register           000010         Interface mode register           000011         Register check register           000100         Data register           000110         GPIO configuration register           000111         ID register	ritten to as part of the current communication. 0x00	W
000000         Status register           000001         ADC mode register           000010         Interface mode register           000011         Register check register           000100         Data register           000110         GPIO configuration register           000111         ID register		
000010 Interface mode register 000011 Register check register 000100 Data register 000110 GPIO configuration register 000111 ID register		
000011 Register check register 000100 Data register 000110 GPIO configuration register 000111 ID register		
000100 Data register 000110 GPIO configuration register 000111 ID register		
000110 GPIO configuration register 000111 ID register		
000111 ID register		
010000 Channel Register 0		
UTOOOO   Chainlei negistel U		
010001 Channel Register 1		
010010 Channel Register 2		
010011 Channel Register 3		
010100 Channel Register 4		
010101 Channel Register 5		
010110 Channel Register 6		
010111 Channel Register 7		
100000 Setup Configuration Register 0		
100001 Setup Configuration Register 1		
100010 Setup Configuration Register 2		
100011 Setup Configuration Register 3		
100100 Setup Configuration Register 4		
100101 Setup Configuration Register 5		
100110 Setup Configuration Register 6		
100111 Setup Configuration Register 7		
101000 Filter Configuration Register 0		
101001 Filter Configuration Register 1		
101010 Filter Configuration Register 2		
101011 Filter Configuration Register 3		
101100 Filter Configuration Register 4		
101101 Filter Configuration Register 5		
101110 Filter Configuration Register 6		
101111 Filter Configuration Register 7		
110000 Offset Register 0		
110001 Offset Register 1		
110010 Offset Register 2		
110011 Offset Register 3		
110100 Offset Register 4		
110101 Offset Register 5		
110110 Offset Register 6		
110111 Offset Register 7		
111000 Gain Register 0		
111001 Gain Register 1		
111010 Gain Register 2		
111011 Gain Register 3		
111100 Gain Register 4		
111101 Gain Register 5		
111110 Gain Register 6		
111111 Gain Register 7		

# **STATUS REGISTER**

Address: 0x00, Reset: 0x80, Name: STATUS

The status register is an 8-bit register that contains ADC and serial interface status information. It can optionally be appended to the data register by setting the DATA\_STAT bit in the interface mode register.

Table 27. Bit Descriptions for STATUS

Bits	Bit Name	Settings	Description	Reset	Access
7	RDY	0	The status of RDY is output to the DOUT/RDYpin whenever CS is low and a register is not being read. This bit goes low when the ADC has written a new result to the data register. In ADC calibration modes, this bit goes low when the ADC has written the calibration result. RDY is brought high automatically by a read of the data register.  New data result available	0x1	R
		1	Awaiting new data result		
6	ADC_ERROR	0	This bit by default indicates if an ADC overrange or underrange has occurred. The ADC result is clamped to 0xFFFFFF for overrange errors and 0x000000 for underrange errors. This bit is updated when the ADC result is written and is cleared at the next update after removing the overrange or underrange condition.  No error	0x0	R
		1	Error		
5	CRC_ERROR		This bit indicates if a CRC error has taken place during a register write. For register reads, the host microcontroller determines if a CRC error has occurred. This bit is cleared by a read of this register.	0x0	R
		0	No error		
		1	CRC error		
4	REG_ERROR		This bit indicates if the content of one of the internal registers has changed from the value calculated when the register integrity check was activated. The check is activated by setting the REG_CHECK bit in the interface mode register. This bit is cleared by clearing the REG_CHECK bit.	0x0	R
		0	No error		
		1	Error		
3	RESERVED		These bits are reserved.	0x0	R
[2:0]	CHANNEL		These bits indicate which channel was active for the ADC conversion whose result is currently in the data register. This may be different from the channel currently being converted. The mapping is a direct map from the channel register; therefore, Channel 0 results in 0x0 and Channel 7 results in 0x7.	0x0	R
		000	Channel 0		
		001	Channel 1		
		010	Channel 2		
		011 100	Channel 3 Channel 4		
		100	Channel 5		
		110	Channel 6		
		111	Channel 7		
		1111	Charliet /	1	

# **ADC MODE REGISTER**

# Address: 0x01, Reset: 0x2000, Name: ADCMODE

The ADC mode register controls the operating mode of the ADC and the master clock selection. A write to the ADC mode register resets the filter and the  $\overline{RDY}$  bits and starts a new conversion or calibration.

Table 28. Bit Descriptions for ADCMODE

Bits	Bit Name	Settings	Description	Reset	Access
15	RESERVED		Reserved	0x0	RW
14	HIDE_DELAY		If a programmable delay is set using the DELAY bits, this bit allows the delay to be hidden by absorbing the delay into the conversion time for selected data rates with the sinc5 + sinc1 filter. See the Delay section for more information.	0x0	RW
		0	Enabled		
	CINIC CVC	1	Disabled	0.1	5144
13	SING_CYC		This bit can be used when only a single channel is active to set the ADC to only output at the settled filter data rate.	0x1	RW
		0	Disabled		
		1	Enabled		
[12:11]	RESERVED		These bits are reserved; set these bits to 0.	0x0	R
[10:8]	DELAY		These bits allow a programmable delay to be added after a channel switch to allow settling of external circuitry before the ADC starts processing its input.	0x0	RW
		000	0 μs		
		001	32 μs		
		010	128 μs		
		011	320 μs		
		100	800 μs		
		101	1.6 ms		
		110	4 ms		
	256501/50	111	8 ms		1
7	RESERVED		This bit is reserved; set this bit to 0.	0x0	R
[6:4]	MODE		These bits control the operating mode of the ADC. See the Operating Modes section for more information.	0x0	RW
		000	Continuous conversion mode		
		001	Single conversion mode		
		010	Standby mode		
		011	Power-down mode		
		100	Internal offset calibration		
		110	System offset calibration		
		111	System gain calibration		
[3:2]	CLOCKSEL		This bit is used to select the ADC clock source. Selecting internal oscillator also enables the internal oscillator.	0x0	RW
		00	Internal oscillator		
		01	Internal oscillator output on the XTAL2/CLKIO pin		
		10	External clock input on the XTAL2/CLKIO pin		
		11	External crystal on the XTAL1 and XTAL2/CLKIO pins		
[1:0]	RESERVED		These bits are reserved; set these bits to 0.	0x0	R

# **INTERFACE MODE REGISTER**

Address: 0x02, Reset: 0x0000, Name: IFMODE

The interface mode register configures various serial interface options.

**Table 29. Bit Descriptions for IFMODE** 

Bits	Bit Name	Settings	Description	Reset	Access
[15:13]	RESERVED		These bits are reserved; set these bits to 0.	0x0	R
12	ALT_SYNC	0	This bit enables a different behavior of the SYNC pin to allow the use of SYNC as a control for conversions when cycling channels (see the description of the SYNC_EN bit in the GPIO Configuration Register section for details).  Disabled	0x0	RW
		1	Enabled		
11	IOSTRENGTH	0	This bit controls the drive strength of the DOUT/RDY pin. Set this bit when reading from the serial interface at high speed with a low IOVDD supply and moderate capacitance.  Disabled (default)	0x0	RW
		1	Enabled		
[10:9]	RESERVED		These bits are reserved; set these bits to 0.	0x0	R
8	DOUT_RESET	0	See the DOUT_RESET section for more information.  Disabled  Enabled	0x0	RW
7	CONTREAD	0	This enables a continuous read of the ADC data register. The ADC must be configured in continuous conversion mode to use continuous read. For more details, see the Operating Modes section.  Disabled	0x0	RW
		1	Enabled		
6	DATA_STAT	0	This enables the status register to be appended to the data register when read so that the channel and status information are transmitted with the data. This is the only way to ensure that the channel bits read from the status register correspond to the data in the data register.  Disabled	0x0	RW
		1	Enabled		
5	REG_CHECK	0 1	This bit enables a register integrity checker, which can be used to monitor any change in the value of the user registers. To use this feature, configure all other registers as desired, with this bit cleared. Then write to this register to set the REG_CHECK bit to 1. If the contents of any of the registers change, the REG_ERROR bit is set in the status register. To clear the error, set the REG_CHECK bit to 0. Neither the interface mode register nor the ADC data or status registers are included in the registers that are checked. If a register must have a new value written, this bit must first be cleared; otherwise, an error is flagged when the new register contents are written. Disabled Enabled	0x0	RW
4	RESERVED		This bit is reserved; set this bit to 0.	0x0	R
[3:2]	CRC_EN	00 01 10	Enables CRC protection of register reads/writes. CRC increases the number of bytes in a serial interface transfer by one. See the CRC Calculation section for more details.  Disabled  XOR checksum enabled for register read transactions; register writes still use CRC with these bits set  CRC checksum enabled for read and write transactions	0x00	RW
1	RESERVED		This bit is reserved; set this bit to 0.	0x0	R

Bits	Bit Name	Settings	Description	Reset	Access
0	WL16		This bit changes the ADC data register to 16 bits. The ADC is not reset by a write to the interface mode register; therefore, the ADC result is not rounded to the correct word length immediately after writing to this bit. The first new ADC result is correct.	0x0	RW
		0	24-bit data		
		1	16-bit data		

### **REGISTER CHECK**

Address: 0x03, Reset: 0x000000, Name: REGCHECK

The register check register is a 24-bit checksum calculated by exclusively OR'ing the contents of the user registers. The REG\_CHECK bit in the interface mode register must be set for this register to operate; otherwise, the register reads 0.

**Table 30. Bit Descriptions for REGCHECK** 

Bits	Bit Name	Settings	Description	Reset	Access
[23:0]	REGISTER_CHECK		This register contains the 24-bit checksum of user registers when the REG_CHECK bit is set in the interface mode register.	0x000000	R

### **DATA REGISTER**

Address: 0x04, Reset: 0x000000, Name: DATA

The data register contains the ADC conversion result. The encoding is offset binary, or it can be changed to unipolar by the BI\_UNIPOLARx bits in the setup configuration registers. Reading the data register brings the  $\overline{RDY}$  bit and the  $\overline{RDY}$  output high ifthey are low. The ADC result can be read multiple times; however, because the  $\overline{RDY}$  output has been brought high, it is not possible to know if another ADC result is imminent. After the command to read the ADC register is received, the ADC does not write a new result into the data register.

Table 31. Bit Descriptions for DATA

	*											
Bits	Bit Name	Settings	Description	Reset	Access							
[23:0]	DATA		This register contains the ADC conversion result. If DATA_STAT is set in the interface mode register, the status register is appended to this register when read, making this a 32-bit register. If WL16 is set in the interface mode register, this register is reduced to 16 bits.	0x000000	R							

# **GPIO CONFIGURATION REGISTER**

Address: 0x06, Reset: 0x0800, Name: GPIOCON

The GPIO configuration register controls the general-purpose input/output pins of the ADC.

**Table 32. Bit Descriptions for GPIOCON** 

Bits	Bit Name	Settings	Description	Reset	Access
15	RESERVED		These bits are reserved; set these bits to 0.	0x0	R
14	PDSW		This bit enables/disables the power-down switch function. Setting the bit allows the pin to sink current. This function can be used for bridge sensor applications where the switch controls the power-up/power-down of the bridge.	0x0	RW
13	OP_EN2_3		This bit enables the GPO2 and GPO3 pins. Outputs are referenced between AVDD1 and AVSS.	0x0	RW
12	MUX_IO		This bit allows the ADC to control an external multiplexer, using GPIO0/GPIO1/GPO2 in sync with the internal channel sequencing. The analog input pins used for a channel can still be selected on a per channel basis. Therefore, it is possible to have a 8-channel multiplexer in front of each analog input pair (AINO/AIN1 to AIN6/AIN7), giving a total of 32 differential channels. However, only 8 channels at a time can be automatically sequenced. Following the sequence of 8 channels, the user must employ an SPI command to change the selected analog input pair before it sequences through the next 8 channels supplied by the external multiplexer.  There is a delay function that allows extra time for the analog input to settle, in conjunction with any switching from an external multiplexer (see the delay bits in the ADC Mode Register section).	0x0	RW
11	SYNC_EN	0	This bit enables the SYNC pin as a sync input. When the pin is low, this bit holds the ADC and filter in reset until the SYNC pin goes high. An alternative operation of the SYNC pin is available when the ALT_SYNC bit in the interface mode register is set. This mode only works when multiple channels are enabled. In this case, a low on the SYNC pin does not immediately reset the filter/modulator. Instead, if the SYNC pin is low when the channel is due to be switched, the modulator and filter are prevented from starting a new conversion. Bringing SYNC high begins the next conversion. This alternative sync mode allows SYNC to be used while cycling through channels.  Disabled.  Enabled.	0x1	RW
[10:9]	ERR_EN	00 01	These bits enable the ERROR pin as an error input/output.  Disabled.  ERROR is an error input. The (inverted) readback state is OR'ed with other error sources and is available in the ADC_ERROR bit in the status register. The ERROR pin state can also be read from the ERR_DAT bit in this register.  ERROR is an open-drain error output. The status register error bits are OR'ed, inverted, and mapped to the ERROR pin. The ERROR pins of multiple devices can be wired together to a common pull-up resistor so that an error on any device can be observed.	0x0	RW
		11	ERROR is a general-purpose output. The status of the pin is controlled by the ERR_DAT bit in this register. This output is referenced between IOVDD and DGND, as opposed to the AVDD1 and AVSS levels used by the GPIO pins. The ERROR pin has an active pull-up in this case.		
8	ERR_DAT		This bit determines the logic level at the ERROR pin if the pin is enabled as a general-purpose output. This bit reflects the readback status of the pin if the pin is enabled as an input.	0x0	RW
7	GP_DATA3		This bit is the write data for GPO3.	0x0	W
6	GP_DATA2		This bit is the write data for GPO2.	0x0	W
5	IP_EN1	0	This bit turns GPIO1 into an input. Inputs are referenced to AVDD1 or AVSS. Disabled. Enabled.	0x0	RW

Bits	Bit Name	Settings	Description	Reset	Access
4	IP_EN0		This bit turns GPIO0 into an input. Inputs are referenced to AVDD1 or AVSS.	0x0	RW
		0	Disabled.		
		1	Enabled.		
3	OP_EN1		This bit turns GPIO1 into an output. Outputs are referenced between AVDD1 and AVSS.	0x0	RW
		0	Disabled.		
		1	Enabled.		
2	OP_EN0		This bit turns GPIO0 into an output. Outputs are referenced between AVDD1 and AVSS.	0x0	RW
		0	Disabled.		
		1	Enabled.		
1	GP_DATA1		This bit is the readback or write data for GPIO1.	0x0	RW
0	GP_DATA0		This bit is the readback or write data for GPIO0.	0x0	RW

# **ID REGISTER**

Address: 0x07, Reset: 0x205X, Name: ID

The ID register returns a 16-bit ID. For the AD7172-4, this ID is 0x205X.

Table 33. Bit Descriptions for ID

Bits	Bit Name	Settings	Description	Reset	Access
[15:0]	ID		The ID register returns a 16-bit ID code that is specific to the ADC.	0x205X	R
		0x205X	AD7172-4		

# **CHANNEL REGISTER 0**

# Address: 0x10, Reset: 0x8001, Name: CH0

The channel registers are 16-bit registers that select which channels are currently active, which inputs are selected for each channel, and which setup is used to configure the ADC for that channel.

Table 34. Bit Descriptions for CH0

Bits	Bit Name	Settings	Description	Reset	Access
15	CH_EN0		This bit enables Channel 0. If more than one channel is enabled, the ADC	0x1	RW
			automatically sequences between them.		
		0	Disabled		
		1	Enabled (default)		
[14:12]	SETUP_SEL0		These bits identify which of the eight setups are used to configure the ADC for this channel. A setup comprises a set of four registers: the setup configuration register, the filter configuration register, the offset register, and the gain register. All channels can use the same setup, in which case the same 2-bit value must be written to these bits on all active channels, or up to eight channels can be configured differently.	0x0	RW
		000	Setup 0		
		001	Setup 1		
		010	Setup 2		
		011	Setup 3		
		100	Setup 4		
		101	Setup 5		
		110	Setup 6		
		111	Setup 7		
[11:10]	RESERVED		These bits are reserved; set these bits to 0.	0x0	R
[9:5]	AINPOS0		These bits select which input is connected to the positive input of the ADC for this channel.	0x0	RW
		00000	AINO (default)		
		00001	AIN1		
		0001	AIN2		
		00010	AIN3		
		00100	AIN4		
		00100	AIN5		
		00101	AIN6		
		00110	AIN7		
		01000	AIN8		
		10011	((AVDD1 – AVSS)/5)+ (analog input buffers must be enabled)		
		10100	((AVDD1 – AVSS)/5) (analog input buffers must be enabled)		
		10100	REF+		
		10110	REF-		
[4:0]	AINNEG0		These bits select which input is connected to the negative input of the ADC for this	0x1	RW
			channel.		
		00000	AINO		
		00001	AIN1 (default)		
		00010	AIN2		
		00011	AIN3		
		00100	AIN4		
		00101	AINS		
		00110	AIN6		1
		00111	AIN7		1
		01000	AIN8		1
		10011	((AVDD1 – AVSS)/5)+		1
		10100	((AVDD1 – AVSS)/5)–		1
		10101	REF+		1
		10110	REF-		<u> </u>

# **CHANNEL REGISTER 1 TO CHANNEL REGISTER 7**

Address: 0x11 to 0x17, Reset: 0x0001, Name: CH1 to CH7

The remaining seven channel registers share the same layout as Channel Register 0.

Table 35. CH1 to CH7 Register Map

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x11	CH1	[15:8]	CH_EN1	<u> </u>	SETUP_SEL1		R	RESERVED AINPOS1[4:3]			0x0001	RW
		[7:0]		AINPOS1[2:0]		) ! !		AINNEG	1			
0x12	CH2	[15:8]	CH_EN2	i	SETUP_SEL2		R	RESERVED	i	AINPOS2[4:3]	0x0001	RW
		[7:0]		AINPOS2[2:0]		AINNEG2						
0x13	CH3	[15:8]	CH_EN3		SETUP_SEL3	•	R	RESERVED		AINPOS3[4:3]	0x0001	RW
		[7:0]		AINPOS3[2:0]		!		AINNEG:	3			
0x14	CH4	[15:8]	CH_EN4	i	SETUP_SEL4		R	RESERVED	i	AINPOS4[4:3]	0x0001	RW
		[7:0]	:0] AINPOS4[2:0]			AINNEG4						
0x15	CH5	[15:8]	CH_EN5		SETUP_SEL5		R	RESERVED	1	AINPOS5[4:3]	0x0001	RW
		[7:0]		AINPOS5[2:0]		AINNEG5						
0x16	CH6	[15:8]	CH_EN6		SETUP_SEL6	•	R	RESERVED	i	AINPOS6[4:3]	0x0001	RW
		[7:0]		AINPOS6[2:0]		)		AINNEG	5			
0x17	CH7	[15:8]	CH_EN7	1	SETUP_SEL7		¦ R	RESERVED		AINPOS7[4:3]	0x0001	RW
		[7:0]		AINPOS7[2:0]		)		AINNEG	7			

# **SETUP CONFIGURATION REGISTER 0**

Address: 0x20, Reset: 0x1000, Name: SETUPCON0

The setup configuration registers are 16-bit registers that configure the reference selection, input buffers, and output coding of the ADC.

**Table 36. Bit Descriptions for SETUPCON0** 

Bits	Bit Name	Settings	Description	Reset	Access
[15:13]	RESERVED		These bits are reserved; set these bits to 0.	0x0	R
12	BI_UNIPOLAR0		This bit sets the output coding of the ADC for Setup 0.	0x1	RW
		0	Unipolar coded output		
		1	Bipolar coded output (offset binary)		
11	REFBUF0+		This bit enables or disables the REF+ input buffer.	0x0	RW
		0	REF+ buffer disabled		
		1	REF+ buffer enabled		
10	REFBUF0-		This bit enables or disables the REF– input buffer.	0x0	RW
		0	REF– buffer disabled		
		1	REF– buffer enabled		
9	AINBUF0+		This bit enables or disables the AIN+ input buffer.	0x0	RW
		0	AIN+ buffer disabled		
		1	AIN+ buffer enabled		
8	AINBUF0-		This bit enables or disables the AIN– input buffer.	0x0	RW
		0	AIN – buffer disabled		
		1	AIN– buffer enabled		
7	BURNOUT_EN0		This bit enables a 10 $\mu$ A current source on the positive analog input selected and a 10 $\mu$ A current sink on the negative analog input selected. The burnout currents are useful in diagnosis of an open wire, whereby the ADC result goes to full scale. Enabling the burnout currents during measurement results in an offset voltage on the ADC. The best strategy for diagnosing an open wire is turning on the burnout currents at intervals, before or after precision measurements.	0x00	R
6	RESERVED		These bits are reserved; set these bits to 0.	0x00	R
[5:4]	REF_SEL0		These bits allow the user to select the reference source for ADC conversion on Setup 0.	0x0	RW
		00	External reference supplied to the REF+ and REF– pins.		
		01	External Reference 2 supplied to AIN1/REF2+ and AIN0/REF2– pins.		
		11	AVDD1 – AVSS. This can be used to as a diagnostic to validate other		
			reference values.		
[3:0]	RESERVED		These bits are reserved; set these bits to 0.	0x0	R

# SETUP CONFIGURATION REGISTER 1 TO SETUP CONFIGURATION REGISTER 7

Address: 0x21 to 0x27, Reset: 0x1000, Name: SETUPCON1 to SETUPCON7

The remaining seven setup configuration registers share the same layout as Setup Configuration Register 0.

Table 37. SETUPCON1 to SETUPCON7 Register Map

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x21	SETUPCON1	[15:8]		RESERVED		BI_UNIPOLAR1	REFBUF1+	REFBUF1-	AINBUF1+	AINBUF1-	0x1000	RW
		[7:0]	BURNOUT_EN1	RESERVED	RE	F_SEL1	RESERVED					
0x22	SETUPCON2	[15:8]		RESERVED		BI_UNIPOLAR2	REFBUF2+	REFBUF2-	AINBUF2+	AINBUF2-	0x1000	RW
		[7:0]	BURNOUT_EN2	RESERVED	RE	F_SEL2	<u></u>	RESE	RVED			
0x23	SETUPCON3	[15:8]		RESERVED		BI_UNIPOLAR3	REFBUF3+	REFBUF3-	AINBUF3+	AINBUF3-	0x1000	RW
		[7:0]	BURNOUT_EN3	RESERVED	RE	F_SEL3		RESE	RVED			
0x24	SETUPCON4	[15:8]		RESERVED		BI_UNIPOLAR4	REFBUF4+	REFBUF4-	AINBUF4+	AINBUF4-	0x1000	RW
		[7:0]	BURNOUT_EN4	RESERVED	RE	F_SEL4	,	RESE	RVED			
0x25	SETUPCON5	[15:8]		RESERVED		BI_UNIPOLAR5	REFBUF5+	REFBUF5-	AINBUF5+	AINBUF5-	0x1000	RW
		[7:0]	BURNOUT_EN5	RESERVED	RE	F_SEL5		RESE	RVED			
0x26	SETUPCON6	[15:8]		RESERVED		BI_UNIPOLAR6	REFBUF6+	REFBUF6-	AINBUF6+	AINBUF6-	0x1000	RW
		[7:0]	BURNOUT_EN6	RESERVED	RE	F_SEL6	,	RESE	RVED			
0x27	SETUPCON7	[15:8]		RESERVED		BI_UNIPOLAR7	REFBUF7+	REFBUF7-	AINBUF7+	AINBUF7-	0x1000	RW
		[7:0]	BURNOUT_EN7	RESERVED	RE	F_SEL7		RESE	RVED			

# **FILTER CONFIGURATION REGISTER 0**

Address: 0x28, Reset: 0x0500, Name: FILTCON0

The filter configuration registers are 16-bit registers that configure the ADC data rate and filter options. Writing to any of these registers resets any active ADC conversion and restarts converting at the first channel in the sequence.

**Table 38. Bit Descriptions for FILTCON0** 

Bits	Bit Name	Settings	Description	Reset	Access
15	SINC3_MAP0		If this bit is set, the mapping of the filter register changes to directly program the decimation rate of the sinc3 filter for Setup 0. All other options are eliminated. This allows fine tuning of the output data rate and filter notch for rejection of specific frequencies. The data rate when on a single channel equals f <sub>MOD</sub> /(32 × FILTCON0[14:0]).	0x0	RW
[14:12]	RESERVED		These bits are reserved; set these bits to 0.	0x0	R
11	ENHFILTEN0	0	This bit enables various postfilters for enhanced 50 Hz and 60 Hz rejection for Setup 0. The ORDER0 bits must be set to 00 to select the sinc5 + sinc1 filter for this to work.  Disabled	0x0	RW
		1	Enabled		
[10:8]	ENHFILT0		These bits select between various postfilters for enhanced 50 Hz and 60 Hz rejection for Setup 0.	0x5	RW
		010	27 SPS, 47 dB rejection, 36.7 ms settling		
		011	21.25 SPS, 62 dB rejection, 40 ms settling		
		101	20 SPS, 86 dB rejection, 50 ms settling		
		110	16.67 SPS, 92 dB rejection, 60 ms settling		
7	RESERVED		This bit is reserved; set this bit to 0.	0x0	R
[6:5]	ORDER0		These bits control the order of the digital filter that processes the modulator data for Setup 0.	0x0	RW
		00	Sinc5 + sinc1 (default)		
		11	Sinc3		
[4:0]	ODRO	00000 00001 00010 00011 00100 00101 00110 00111 01000 01001 01101 01110 01111 10000 10001	These bits control the output data rate of the ADC and, therefore, the settling time and noise for Setup 0. Rates shown are for the sinc5 + sinc1 filter. See Table 20 to Table 23.  31,250  31,250  31,250  31,250  31,250  31,250  15,625  10,417  5208  2597  1007  503.8  381  200.3  100.2  59.52  49.68  20.01  16.63	0x0	RW
		10011 10100	10		
		10100	5 2.5		

### FILTER CONFIGURATION REGISTER 1 TO FILTER CONFIGURATION REGISTER 7

Address: 0x29 to 0x2F, Reset: 0x0500, Name: FILTCON1 to FILTCON7

The remaining seven filter configuration registers share the same layout as Filter Configuration Register 0.

Table 39. FILTCON1 to FILTCON7 Register Map

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x29	FILTCON1	[15:8]	SINC3_MAP1		RESERVED		ENHFILTEN1	:	ENHFILT1		0x0500	RW
		[7:0]	RESERVED	OR	DER1	!		ODR1	ODR1			
0x2A	FILTCON2	[15:8]	SINC3_MAP2		RESERVED		ENHFILTEN2	•	ENHFILT2		0x0500	RW
		[7:0]	RESERVED	OR	DER2			ODR2				
0x2B FILTCON3		[15:8]	SINC3_MAP3		RESERVED		ENHFILTEN3	<u> </u>	ENHFILT3		0x0500	RW
		[7:0]	RESERVED	OR	DER3	DER3 ODR3						
0x2C	FILTCON4	[15:8]	SINC3_MAP4	<del>!</del> !	RESERVED ENHFILTEN4 ENHFILT4			0x0500	RW			
		[7:0]	RESERVED	OR	DER4			ODR4	ODR4			
0x2D	FILTCON5	[15:8]	SINC3_MAP5		RESERVED		ENHFILTEN5	•	ENHFILT5		0x0500	RW
		[7:0]	RESERVED	OR	DER5	;		ODR5				
0x2E	FILTCON6	[15:8]	SINC3_MAP6		RESERVED	•	ENHFILTEN6	•	ENHFILT6		0x0500	RW
	[7:0] RESERVED ORDER6 ODR6											
0x2F	FILTCON7	[15:8]	SINC3_MAP7		RESERVED		ENHFILTEN7	<u> </u>	ENHFILT7		0x0500	RW
			RESERVED	OR	DER7	T		ODR7				

### **OFFSET REGISTER 0**

Address: 0x30, Reset: 0x800000, Name: OFFSET0

The offset (zero-scale) registers are 24-bit registers that compensate for any offset error in the ADC or in the system.

### **Table 40. Bit Descriptions for OFFSET0**

Bits	Bit Name	Settings	Description	Reset	Access
[23:0]	OFFSET0		Offset calibration coefficient for Setup 0.	0x800000	RW

### **OFFSET REGISTER 1 TO OFFSET REGISTER 7**

Address: 0x31 to 0x33, Reset: 0x800000, Name: OFFSET1 to OFFSET7

The remaining seven offset registers share the same layout as Offset Register 0.

Table 41. OFFSET1 to OFFSET7 Register Map

Reg.	Name	Bits		Reset	RW
0x31	OFFSET1	[23:0]	OFFSET1[23:0]	0x800000	RW
0x32	OFFSET2	[23:0]	OFFSET2[23:0]	0x800000	RW
0x33	OFFSET3	[23:0]	OFFSET3[23:0]	0x800000	RW
0x34	OFFSET4	[23:0]	OFFSET4[23:0]	0x800000	RW
0x35	OFFSET5	[23:0]	OFFSET5[23:0]	0x800000	RW
0x36	OFFSET6	[23:0]	OFFSET6[23:0]	0x800000	RW
0x37	OFFSET7	[23:0]	OFFSET7[23:0]	0x800000	RW

# **GAIN REGISTER 0**

Address: 0x38, Reset: 0x5XXXX0, Name: GAIN0

The gain (full-scale) registers are 24-bit registers that compensate for any gain error in the ADC or in the system.

Table 42. Bit Descriptions for GAIN0

Bits	Bit Name	Settings	Description	Reset	Access
[23:0]	GAIN0		Gain calibration coefficient for Setup 0.	0x5XXXX0	RW

### **GAIN REGISTER 1 TO GAIN REGISTER 7**


Address: 0x39 to 0x3F, Reset: 0x5XXXX0, Name: GAIN1 to GAIN7

The remaining seven gain registers share the same layout as Gain Register 0.

Table 43. GAIN1 to GAIN7 Register Map

Reg.	Name	Bits		Reset	RW
0x39	GAIN1	[23:0]	GAIN1[23:0]	0x5XXXX0	RW
0x3A	GAIN2	[23:0]	GAIN2[23:0]	0x5XXXX0	RW
0x3B	GAIN3	[23:0]	GAIN3[23:0]	0x5XXXX0	RW
0x3C	GAIN4	[23:0]	GAIN4[23:0]	0x5XXXX0	RW
0x3D	GAIN5	[23:0]	GAIN5[23:0]	0x5XXXX0	RW
0x3E	GAIN6	[23:0]	GAIN6[23:0]	0x5XXXX0	RW
0x3F	GAIN7	[23:0]	GAIN7[23:0]	0x5XXXX0	RW

# **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-220-WHHD-5.

Figure 72. 32-Lead Lead Frame Chip Scale Package [LFCSP] 5 mm × 5 mm Body and 0.75 mm Package Height (CP-32-12) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
AD7172-4BCPZ	−40°C to +105°C	32-Lead Lead Frame Chip Scale Package [LFCSP]	CP-32-12
AD7172-4BCPZ-RL	−40°C to +105°C	32-Lead Lead Frame Chip Scale Package [LFCSP]	CP-32-12
AD7172-4BCPZ-RL7	−40°C to +105°C	32-Lead Lead Frame Chip Scale Package [LFCSP]	CP-32-12

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

