

## 600 MHz Dual Integrated DCL with PPMU, VHH Drive Capability, Level Setting DACs, and On-Chip Calibration Engine

## Data Sheet **[ADATE318](http://analog.com/adate318?doc=adate318.pdf)**

### <span id="page-0-0"></span>**FEATURES**

**600 MHz/1200 Mbps data rate 3-level driver with high-Z and reflection clamps Window and differential comparators ±25 mA active load Per pin PPMU with −2.0 V to +6.5 V range Low leakage mode (typically 4 nA) Integrated 16-bit DACs with offset and gain correction High speed operating voltage range: −1.5 V to** +**6.5 V Dedicated VHH output pin range: 0.0 V to 13.5 V 1.1 W power dissipation per channel Driver 3-level voltage range: −1.5 V to** +**6.5 V Precision trimmed output resistance Unterminated swing: 200 mV minimum to 8 V maximum 725 ps minimum pulse width, VIH − VIL = 2.0 V Comparator Differential and single-ended window modes >1.2 GHz input equivalent bandwidth Load ±25 mA current range Per pin PPMU (PPMU) Force voltage/compliance range: −2.0 V to +6.5 V 5 current ranges: 40 mA, 1 mA, 100 μA, 10 µA, 2 µA External sense input for system PMU Go/no-go comparators Levels Fully integrated 16-bit DACs On-chip gain and offset calibration registers and add/multiply engine Package 84-lead 10 mm × 10 mm LFCSP (0.4 mm pitch) APPLICATIONS Automatic test equipment Semiconductor test systems**

### <span id="page-0-2"></span>**GENERAL DESCRIPTION**

The [ADATE318](http://analog.com/adate318?doc=adate318.pdf) is a complete, single-chip ATE solution that performs the pin electronics functions of driver, comparator, and active load (DCL), four quadrant, per pin, parametric measurement unit (PPMU). It has VHH drive capability per chip to support flash memory testing applications and integrated 16-bit DACs with an on-chip calibration engine to provide all necessary dc levels for operation of the part.

The driver features three active states: data high, data low, and terminate mode, as well as a high impedance inhibit state. The inhibit state, in conjunction with the integrated dynamic clamps, facilitates the implementation of a high speed active termination. The output voltage capability is −1.5 V to +6.5 V to accommodate a wide range of ATE and instrumentation applications.

The [ADATE318](http://analog.com/adate318?doc=adate318.pdf) can be used as a dual, single-ended drive/ receive channel or as a single differential drive/receive channel. Each channel of th[e ADATE318](http://analog.com/adate318?doc=adate318.pdf) features a high speed window comparator as well as a programmable threshold differential comparator for differential ATE applications. A four quadrant PPMU is also provided per channel.

All dc levels for DCL and PPMU functions are generated by 24 on-chip 16-bit DACs. To facilitate accurate levels programming, the [ADATE318](http://analog.com/adate318?doc=adate318.pdf) contains an integrated calibration function to correct gain and offset errors for each functional block. Correction coefficients can be stored on chip, and any values written to the DACs are automatically adjusted using the appropriate correction factors.

The [ADATE318](http://analog.com/adate318?doc=adate318.pdf) uses a serial programmable interface (SPI) bus to program all functional blocks, DACs, and on-chip calibration constants. It also has an on-chip temperature sensor and over/undervoltage fault clamps for monitoring and reporting the device temperature and any output pin or PPMU voltage faults that may occur during operation.

<span id="page-0-1"></span>**Board test systems**

#### **Rev. B [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADATE318.pdf&product=ADATE318&rev=B)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**Instrumentation and characterization equipment** 

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.** ©2011-2017 Analog Devices, Inc. All rights reserved. **[Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)**

# **ADATE318\* PRODUCT PAGE QUICK LINKS**

**Last Content Update: 07/27/2017**

## **[COMPARABLE PARTS](http://www.analog.com/parametricsearch/en/11239?doc=ADATE318.pdf&p0=1&lsrc=pst)**

View a parametric search of comparable parts.

## **[DOCUMENTATION](http://www.analog.com/adate318/documentation?doc=ADATE318.pdf&p0=1&lsrc=doc)**

### **Data Sheet**

• ADATE318: 600 MHz Dual Integrated DCL with PPMU, VHH Drive Capability, Level Setting DACs, and On-Chip Calibration Engine Data Sheet

### **[DESIGN RESOURCES](http://www.analog.com/adate318/designsources?doc=ADATE318.pdf&p0=1&lsrc=dr)**

- ADATE318 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

## **[DISCUSSIONS](http://www.analog.com/adate318/discussions?doc=ADATE318.pdf&p0=1&lsrc=disc)**

View all ADATE318 EngineerZone Discussions.

## **[SAMPLE AND BUY](http://www.analog.com/adate318/sampleandbuy?doc=ADATE318.pdf&p0=1&lsrc=sb)**

Visit the product page to see pricing options.

## **[TECHNICAL SUPPORT](http://www.analog.com/support/technical-support.html?doc=ADATE318.pdf&p0=1&lsrc=techs)**

Submit a technical question or find your regional support number.

## **[DOCUMENT FEEDBACK](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADATE318.pdf&product=ADATE318&p0=1&lsrc=dfs)**

Submit feedback for this data sheet.

# ADATE318

## **TABLE OF CONTENTS**



## <span id="page-2-0"></span>**REVISION HISTORY**





### 7/2011-Rev. 0 to Rev. A



4/2011-Revision 0: Initial Version

### <span id="page-3-0"></span>**FUNCTIONAL BLOCK DIAGRAM**



Figure 1.

## <span id="page-4-0"></span>**SPECIFICATIONS**

 $VDD = +10.0$  V, VCC = +2.5 V, VSS = -6.0 V, VPLUS = +16.75 V, VTTCx = +1.2 V, VREF = 5.000 V, VREFGND = 0.000 V. All test conditions are as defined in [Table 32.](#page-73-1) All specified values are at  $T_1 = 50^{\circ}$ C, where  $T_1$  corresponds to the internal temperature sensor reading (THERM pin), unless otherwise noted. Temperature coefficients are measured around  $T_1 = 50^\circ \pm 20^\circ C$ , unless otherwise noted. Typical values are based on statistical mean of design, simulation analyses, and/or limited bench evaluation data. Typical values are neither tested nor guaranteed. Se[e Table 16](#page-27-3) for an explanation of test levels.

#### **Table 1. Detailed Electrical Specifications**





### **Table 2. Driver (VIH − VIL ≥ 100 mV to Meet DC and AC Performance Specifications)**









### **Table 3. Reflection Clamp (Clamp Accuracy Specifications Apply Only When VCH − VCL > 0.8 V)**



### **Table 4. Normal Window Comparator (NWC) (Unless Otherwise Specified: VOH Tests at VOL =** −**1.5 V, VOL Tests at VOH =** +**6.5 V, Specifications Apply to Both Comparators)**





### **Table 5. Differential Mode Comparator (DMC) (Unless Otherwise Specified: VOH Tests at VOL =** −**1.1 V, VOL Tests at**   $VOH = +1.1 V$





#### **Table 6. Active Load**





### **Table 7. PPMU (PPMU Enabled in FV, DCL Disabled)**













### **Table 8. PPMU\_Go/No-Go Comparators**





### **Table 9. PPMU\_Sense Pin**



## **Table 10. Serial Programmable Interface (SPI) (SDI, RST, CS, SCLK, SDO, BUSY)**



### **Table 11. VHH Driver (VHH Mode Enabled, RCV Active)**





#### **Table 12. Alarm Functions**



<span id="page-22-1"></span><span id="page-22-0"></span>

Figure 3. SPI Write Instruction



<span id="page-23-0"></span>Figure 4. SPI Detailed Hardware Reset Timing Diagram



<span id="page-24-0"></span>Figure 6. SPI Read Request Instruction (Prior to Readout)

## Data Sheet **ADATE318 UUUUAAA SCLK CS CH[1:0] ADDR[6:0] (COULD BE NOP) R/W SDI DATA[15:0] = (IF NOP, THEN DON'T CARE)**

**SDO BUSY SEE TABLE 18 CH[1:0] ADDR[6:0] 0 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0**  $\frac{1}{\sqrt{N}}$ **NOTE** 1 **NOTE 2**  $/$  NOTE 1 $/$ **READ OUT DATA[15:0]**

**NOTES**

1. IF THE SPI\_SDO\_HIZ CONTROL BIT (ADDR 0x12 [1]) IS HIGH, THE SDO PIN BECOMES ACTIVE FOLLOWING THE ASSERTION<br>OF CS. IT BECOMES HIGH-Z FOLLOWING RELEASE OF CS. IF THE SPI\_SDO\_HIZ CONTROL BIT IS LOW, THE SDO PIN REMAINS<br>ACT

2. THE FIRST 10 BITS OF SDO FOLLOWING A READ REQUEST ECHO ADDRESS AND CHANNEL BITS OF THE PRECEDING REQUEST.<br>THE R/W BIT POSITION IS SET LOW. THE FOLLOWING 16 BITS CONTAIN DATA FROM THE REQUESTED ADDRESS AND CHANNEL.

Figure 7. SPI Readout Instruction (Subsequent to Read Request)

#### 09530-009 09530-009

### **Table 13. SPI Detailed Timing Requirements**



## <span id="page-27-0"></span>ABSOLUTE MAXIMUM RATINGS

#### **Table 14. Absolute Maximum Ratings**



<sup>1</sup> No supply should exceed the given ratings.

 $2 R_{\text{LOAD}} = 0 \Omega$ , VDUTx continuous short-circuit condition (VIH, VIL, VIT),

high-<u>Z, VC</u>OM, and clamp modes). <sup>3</sup> DAT, DAT, RCV, RCV, R<sub>SOURCE</sub> = 0  $\Omega$ .

 ${}^{4}$  R<sub>LOAD</sub> = 0 Ω, VDUTx = -3 V to +8 V; DCL current limit. Continuous short-circuit condition. ADATE318 current limits and survives a continuous short-circuit fault.

<span id="page-27-1"></span>Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### **THERMAL RESISTANCE**

 $\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

#### **Table 15. Thermal Resistance**



#### <span id="page-27-3"></span>**Table 16. Explanation of Test Levels**



#### <span id="page-27-2"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge<br>without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## <span id="page-28-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



*Figure 8. LFCSP Pin Configuration*

#### **Table 17. Pin Function Descriptions**







## <span id="page-31-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS



*Figure 9. Driver Small Signal Response, VIH = 0.2 V, 0.5 V, VIL = 0.0 V, 50 Ω Termination*



*Figure 10. Driver Large Signal Response, VIH = 1.0 V, 2.0 V, 3.0 V; VIL = 0.0 V, 50 Ω Termination*



*Figure 11. Driver Large Signal Response, VIH = 1.0 V, 3.0 V, 5.0 V; VIL = 0.0 V, 50 Ω Unterminated*



*Figure 12. 100 MHz Driver Response, VIH = 1. 0 V, 2.0 V, 3.0 V; VIL = 0.0 V, 50 Ω Termination*



*Figure 13. 300 MHz Driver Response, VIH = 1.0 V, 2.0 V, 3.0 V; VIL = 0.0 V, 50 Ω Termination*



*Figure 14. 400 MHz Driver Response, VIH = 0.5 V, 1.0 V, 2.0 V, 3.0 V; VIL = 0.0 V, 50 Ω Termination*



Figure 15. 600 MHz Driver Response, VIH = 0.5 V, 1.0 V, 2.0 V; VIL = 0.0 V, 50 Ω Termination



Figure 16. Driver Active (VIH/VIL) to/from VTERM Transition; VIH = 1.0 V, VIT = 0.5 V; VIL = 0.0 V, 50  $\Omega$  Termination



Figure 17. Driver Active (VIH/VIL) to/from VTERM Transition; VIH = 2.0 V, VIT = 1.0 V; VIL = 0.0 V, 50  $\Omega$  Termination



Figure 18. Driver Active (VIH/VIL) to/from VTERM Transition; VIH =3.0 V, VIT = 1.5 V; VIL = 0.0 V, 50  $\Omega$  Termination



Figure 19. Driver Trailing Edge Timing Error Pulse Width, VIH = 0.2 V; VIL =  $0.0$  V, 50  $\Omega$  Termination



Figure 20. Driver Trailing Edge Timing Error vs. Pulse Width, VIH = 0.5 V; VIL = 0.0 V, 50  $\Omega$  Termination



*Figure 21. Driver Trailing Edge Timing Error vs. Pulse Width, VIH = 1.0 V; VIL = 0.0 V, 50 Ω Termination*



*Figure 22. Driver Trailing Edge Timing Error vs. Pulse Width, VIH = 2.0 V; VIL = 0.0 V, 50 Ω Termination*



*Figure 23. Driver Trailing Edge Timing Error vs. Pulse Width, VIH = 3.0 V; VIL = 0.0 V, 50 Ω Termination*











*Figure 26. Driver VIT Linearity Error*







*Figure 28. Driver Interaction Error VIL vs. VIH; VIL = −1.5 V, VIH Swept from −1.5 V to +6.5 V*



*Figure 29. Driver Interaction Error VIT vs. VIH, VIT = +1.0 V, VIH Swept from −1.5 V to +6.5 V*



*Figure 30. Driver Output Resistance vs. Output Current*



*Figure 31. Driver Output Current Limit; Driver Programmed to −1.5 V, VDUT Swept −1.5 V to +6.5 V* 



*Figure 32. Driver Output Current Limit. Driver Programmed to 6.5 V, VDUT Swept −1.5 V to +6.5 V* 

#### **16 VHH OUTPUT 14 12 10** VOLTAGE (V) **VOLTAGE (V) 8 6 4 2 0 1.5 2.0**  $\frac{8}{5}$ **0 0.5 1.0** 09530-126 **TIME (µs)**

*Figure 33. HVOUT Transient Response, VHH = 13.5 V* 



*Figure 34. HVOUT VIH Linearity Error*



*Figure 35. HVOUT VIL Linearity Error*



*Figure 36. HVOUT VHH Linearity Error*



*Figure 37. HVOUT VHH Output Current Limit; VHH = 5.9 V, HVOUT Swept 5.9 V to 13.5 V* 



*Figure 38. HVOUT VHH Output Current Limit; VHH = 13.5 V, HVOUT Swept 5.9 V to 13.5 V*


*Figure 39. HVOUT VIL Output Current Limit; VIL = −0.1 V, HVOUT Swept −0.1 V to 6.0 V* 



*Figure 40. HVOUT VIH Output Current Limit; VIH = 6.0 V, HVOUT Swept −0.1 V to 6.0 V* 



*Figure 41. Normal Window Comparator Shmoo 1.0 V Swing; 50 Ω Termination, 200 ps (20% to 80%)*



*Figure 42. Normal Window Comparator Shmoo; 1.0 V Swing, 50 Ω Termination, 200 ps (20% to 80%)*



*Figure 43. Normal Window Comparator Trailing Edge Timing Error vs. Input Pulse Width; 50 Ω Termination, 1.0 V Swing, 200 ps (20% to 80%)*



*Figure 44. Normal Window Comparator Input Transition Time (20%/80%), 50 Ω Termination*

### **0.8 0.7 0.6 VOLTAGE (V) 0.5 0.4 0.3 0.2 0.1 0** 09530-138 09530-138 **0 5 10 15 20 TIME (ns)**





*Figure 46. Normal Window Comparator Threshold Linearity Error*



*Figure 47. Differential Comparator Threshold Linearity Error*



*Figure 48. PPMU Go/No-Go Comparator Linearity Error*







*Figure 50. Active Load Response to/from Drive VIL = 0 V, 50 Ω Termination, IOL = 25 mA, VCOM = 2 V* 

09530-147

147

09530-148

09530-149

19530-

49



*Figure 56. DUTx Pin Leakage in High-Z Mode*







*Figure 58. PPMU Force Voltage Linearity Error, All Ranges*



*Figure 59. PPMU Range A Force Current Linearity Error*



*Figure 60. PPMU Range B Force Current Linearity Error*







*Figure 62. PPMU Range D Force Current Linearity Error*



*Figure 63. PPMU Range E Force Current Linearity Error*



*Figure 64. PPMU Force Voltage Range A Compliance Error at −2.0 V vs. Output Current, Internal Sense*



*Figure 65. PPMU Force Voltage Range A Compliance Error at +5.75 V vs. Output Current, Internal Sense*



*Figure 66. PPMU Force Voltage Range B Compliance Error at −2.0 V vs. Output Current, Internal Sense*



*Figure 67. PPMU Force Voltage Range B Compliance Error at +6.5 V vs. Output Current, Internal Sense*



*Figure 68. PPMU Force Current Range A Compliance Error at −40 mA vs. Output Voltage*



*Figure 69. PPMU Force Current Range A Compliance Error at +40 mA vs. Output Voltage*



*Figure 70. PPMU Force Current Range B Compliance Error at −1 mA vs. Output Voltage*



*Figure 71. PPMU Force Current Range B Compliance Error at +1 mA vs. Output Voltage*



*Figure 72. PPMU Force Current Range E Compliance Error at −2 μA vs. Output Voltage*



*Figure 73. PPMU Force Current Range E Compliance Error at +2 μA vs. Output Voltage*



*Figure 74. PPMU Force Voltage Output Current Limit Range A, FV = −2.0 V, VDUT Swept −2.0 V to +6.5 V* 



*Figure 75. PPMU Force Voltage Output Current Limit Range A, FV = +6.5 V, VDUT Swept −2.0 V to +6.5 V* 



*Figure 76. PPMU Force Voltage Output Current Limit Range E, FV = −2.0 V, VDUT Swept −2.0 V to +6.5 V* 



*Figure 77. PPMU Force Voltage Output Current Limit Range E, FV = 6.5 V, VDUT Swept −2.0 V to +6.5 V* 



*Figure 78. PPMU Range B Measure Voltage Linearity Error*



*Figure 79. PPMU Range B Measure Current Linearity Error*



*Figure 80. PPMU Measure Current CMR Error, (FVMI), Sourcing 0.5 mA*

### **1.2 1.0 0.8** LINEARITY ERROR (mV) **LINEARITY ERROR (mV) 0.6 0.4 0.2 0 –0.2 –0.4 –0.6** 09530-174 **–2 –1 –3 0 1 2 3 4 5 6 7** 19530 **OUTPUT VOLTAGE (V)**





*Figure 82. Reflection Clamp VCH Linearity Error*



*Figure 83. PPMU Voltage Clamp VCL Linearity Error*



*Figure 84. PPMU Voltage Clamp VCH Linearity Error*



*Figure 85. VCL Reflection Clamp Current Limit; VCH = 6 V, VCL = 5 V, VDUT Swept −2.0 V to +5.0 V* 



*Figure 86. VCH Reflection Clamp Current Limit; VCH = 0 V, VCL = −2 V, VDUT Swept −2.0 V to +5.0 V* 



*Figure 87. Driver Offset Error vs. Driver CLC Setting*



*Figure 88. Normal Window Comparator Offset Error vs. CLC Setting*



*Figure 89. Differential Comparator Offset error vs. CLC Setting*



*Figure 90. Normal Window Comparator Hysteresis Transfer Function*



*Figure 91. Differential Comparator Hysteresis Transfer Function*



*Figure 92. Driver Eye Diagram, 400 Mbps, PRBS31; VIH = 1 V, VIL = 0 V* 

# **C1** 100mV/DIV **100mV/DIV** <u>क्र</u> 54 09530-184 **500ps/DIV**

*Figure 93. Driver Eye Diagram, 800 Mbps, PRBS31; VIH = 1 V, VIL = 0 V* 



*Figure 94. Driver Eye Diagram, 800 Mbps, PRBS31; VIH = 2 V, VIL = 0 V* 



*Figure 95. Driver Eye Diagram, 1600 Mbps, PRBS31; VIH = 1 V, VIL = 0 V* 





*Figure 96. Driver Eye Diagram, 1600 Mbps, PRBS31; VIH = 2 V, VIL = 0 V* 



*Figure 97. Driver Eye Diagram, 2000 Mbps, PRBS31; VIH = 1 V, VIL = 0 V* 



*Figure 98. Driver Eye Diagram, 2000 Mbps, PRBS31; VIH = 2 V, VIL = 0 V* 



*Figure 99. Drive to/from High-Z Transition, VIH = 1 V, VIL = −1 V, 50 Ω Termination*



*Figure 100. Drive to/from Active Load Transient, VIL = VIH = 0 V, IOH = IOL = 0 V* 



*Figure 101. Drive to/from High-Z Transient, VIL = VIH = 0 V, 50Ω Termination*











*Figure 104. Driver 3 V Response vs. CLC Settings*



*Figure 105. PPMU Transient Response, FI Range A, Full -Scale Transition, Uncalibrated, CLOAD = 200 pF, RLOAD = 120 Ω*



*Figure 106. PPMU Transient Response, FI Range B, Full-Scale Transition, Uncalibrated, CLOAD = 200 pF, RLOAD = 1.5 kΩ*



*Figure 107. PPMU Transient Response, FI Range C, Full-Scale Transition, Uncalibrated, CLOAD = 200 pF, RLOAD = 15 kΩ*



*Figure 108. PPMU Transient Response, FV Range A, 0 V to 5 V, Uncalibrated, CLOAD = 200 pF* 



*Figure 109. PPMU Transient Response, FV Range A, 0 V to 0.5 V, Uncalibrated, CLOAD = 200 pF*



*Figure 110. PPMU Transient Response, FV Range C, 0 V to 0.5 V, Uncalibrated, CLOAD = 200 pF*



*Figure 111. PPMU Transient Response, FV Range A, 0 V to 0.5 V, Uncalibrated, CLOAD = 2000 pF*



*Figure 112. PPMU Transient Response, FV Range C, 0 V to 0.5 V, Uncalibrated, CLOAD = 2000 pF*

# SPI INTERCONNECT DETAILS



## USE OF THE SPI BUSY PIN

After any valid SPI instruction is written to the ADATE318, the BUSY pin becomes asserted to indicate a busy status of the DAC update and calibration engines. The  $\overline{BUSY}$  pin is an open drain type output capable of sinking a minimum of 5 mA from the VCC supply. Because it is an open drain type output, it can be wire-or'ed in common with many other similar open drain devices. In such cases, it is the user's responsibility either to determine which device is indicating the busy state or, alternatively, to wait until all devices on the shared line become not busy. It is recommended that the BUSY pin be tied to VCC with an external 1 kΩ pull-up.

It is not a requirement to wait for release of BUSY prior to a subsequent assertion of the  $\overline{CS}$  pin. This is not the purpose of the  $\overline{BUSY}$  pin. As long as the minimum number of SCLK cycles following the previous release of  $\overline{CS}$  is met according to the t<sub>CSAM</sub> parameter, the  $\overline{CS}$  pin can be asserted again for a subsequent SPI operation. With the one exception of recovery from a reset request (either by hardware assertion of the  $\overline{\text{RST}}$ pin or a sofware setting of the internal SPI\_RESET control bit), there is no scenario in normal operation of the ADATE318 in which the user must wait for release of  $\overline{\rm BUSY}$  prior to asserting the  $\overline{CS}$  for another SPI operation. The only requirement on the assertion of  $\overline{CS}$  is that the t<sub>CSAM</sub> parameter be defined as in [Figure 4](#page-23-0) an[d Table 13.](#page-26-0)

It is very important, however, that the SCLK continue to operate for as long as the  $\overline{BUSY}$  pin state remains active. This minimum period of time is defined by the t<sub>BUSW</sub> parameter (see Figure 4, [Figure 6,](#page-24-0) [Figure 7,](#page-25-0) an[d Table 18\)](#page-50-0). If the SCLK does not remain active for at least the time specified by the tBUSW parameter, operations pending to the internal processor may not fully complete or, worse, they may complete in an incorrect fashion. In either case, a temporary malfunction of the ADATE318 may occur.

After the ADATE318 releases the BUSY pin, the SCLK may again be stopped to prevent unwanted digital noise from coupling into the analog levels during normal operation of the pin electronics functions. In every case (with no exception for reset recovery), it is the purpose of the BUSY pin to notify the external test processor that it is again safe to stop the SCLK signal to the ADATE318. Running the SCLK for extra periods when  $\overline{BUSY}$  is not active is never a problem except for the possibility of adding unwanted digital switching noise to the analog pin electronics circuitry as already noted.

While the length of the  $\overline{BUSY}$  period ( $t_{\text{BUSW}}$ ) is variable depending on the particular preceding SPI instruction, it is nevertheless deterministic. The parameter tBUSW depends only on factors such as whether the previous instruction involved a write to one or more DAC addresses and, if so, then how many channels were involved and whether or not the calibration function was enabled. [Table 18](#page-50-0) describes the precise length of the tBUSW period in units of rising edge SCLK cycles for each possible SPI instruction scenario as well as recovery from a hard  $\overline{\text{RST}}$  reset.

Because t<sub>BUSW</sub> is deterministic, it is therefore possible to predict in advance the minimum number of rising edge SCLK cycles required to complete any given SPI instruction. This makes it possible to operate the ADATE318 without a need to monitor the state of the BUSY pin. For applications in which it is neither possible nor desireable to monitor the pin, it is acceptable to use the information in [Table 18](#page-50-0) to guarantee that the minimum number of cycles is provided in lieu of monitoring BUSY following release of  $\overline{\text{CS}}$  or reset. All DAC addresses have been assigned to the contiguous address block from 0x00 through 0x0F; therefore, it is possible to decode this information within the external test processor to provide a software indication that extra SCLK cycles may be required according to the scenarios listed i[n Table 18.](#page-50-0) All other operations not involving these addresses require only the standard number of clock cycles determined by t<sub>CSAM</sub>. As stated above, however, it is extremely important to honor the minimum number of required rising edge SCLK cycles as defined by t<sub>BUSW</sub> following the release of  $\overline{\text{CS}}$ for each of the SPI instruction scenarios listed i[n Table 18](#page-50-0) to ensure proper operation of the ADATE318.



<span id="page-50-0"></span>**Table 18. BUSY Minimum SCLK Cycle Requirements**

 $1 X =$  don't care.

# RESET SEQUENCE AND THE RST PIN

The internal state of the ADATE318 is indeterminate following power-up. For this reason, it is necessary to perform a complete reset sequence once the power supplies have stabilized. Further, the RST pin must be held in the asserted state before and during the power-up sequence and released only after all power supplies are known to be stable.

The ADATE318 has an active low pin (RST) that asynchronously starts a reset sequence. A soft reset sequence can also be initiated under SPI software control by writing to the SPI\_RESET bit in the SPI Control Register (SPI 0x12[0] (see [Figure 13\)](#page-31-0)). In the case of a soft reset, the sequence begins on the first rising edge of SCLK following the release of  $\overline{CS}$ , subject to the normal setup and hold times. Certain actions take place immediately upon initiation of the reset request, whereas other actions require SCLK.

The following asynchronous actions take place as soon as a reset request is detected, whether or not SCLK is active:

- Assert BUSY pin
- Force all control registers to the default reset state as defined by control register definitions
- Clear all calibration registers to the default reset state as defined by calibration register definitions
- Override all DAC output voltages and force analog levels to **V**<sub>DUTGND</sub>
- Disable DCLs and PPMUs; open system PMU switches
- Soft connect the DUT0 and DUT1 pins to VDUTGND (see [Figure 114\)](#page-51-0)

The part remains in this static reset state indefinitely until the clocked portion of the sequence begins with either the first rising edge of SCLK following the release of  $\overline{\text{RST}}$  (asynchronous reset) or the second rising edge of SCLK following the release of  $\overline{\text{CS}}$  (soft reset). No matter how the reset sequence is initiated, the clocked portion of the reset sequence requires 64 SCLK cycles to run to completion, and the BUSY pin remains asserted until these clock cycles have been received. The following actions take place during the clocked portion of the reset sequence:

- Complete internal SPI controller initialization
- Write the appropriate values to specific DAC  $X_2$  registers (see [Table 19\)](#page-52-0)
- Enable the thermal alarm with a 100C threshold; disable PPMU and the overvoltage detect (OVD) alarms

The  $64<sup>th</sup>$  rising edge of SCLK releases  $\overline{\rm BUSY}$  and starts a selftimed DAC deglitch period of approximately 3 μs. DAC voltages begin to change once the deglitch circuits have timed out, and they then require an additional 10 μs to settle to their final values. Thus, a full reset sequence requires approximately 15 μs, comprising 1.28 μs (64 cycles  $\times$  20 ns) for the reset state machine, 3 μs for DAC deglitch, and another 10 μs for settling.

<span id="page-51-0"></span>

Figure 114. DUTx to VDUTGND Soft Connect Detail

09530-011

## SPI REGISTER DEFINITIONS AND MEMORY MAP



**DATA FIELD**

*Figure 115. SPI Word Definition*

### <span id="page-52-1"></span><span id="page-52-0"></span>**Table 19. SPI Register Memory Map**





<span id="page-54-0"></span>

 $1 X =$  don't care.

 $^2$  CC corresponds to the channel address bits and indicates that there is dedicated register space for each channel.

<sup>3</sup> DDDD stands for data.

## CONTROL REGISTER DETAILS

Reserved bits in any register are undefined. In some cases, a physical (but unused) memory bit may be present, in other cases not. Write operations have no effect. Read operations result in meaningless but deterministic data.

Any SPI read operation from any reserved bit or register results in an unknown but deterministic readback value.

Any SPI write operation to a control bit or control register defined only on Channel 0 must be addressed to at least Channel 0. Any such write that is addressed only to Channel 1 is ignored. Further, any such write that is addressed to both Channel 0 and Channel 1 (as a multichannel write) proceeds as if the write were addressed only to Channel 0. The data addressed to the undefined Channel 1 control bit or control register is ignored.



<span id="page-55-0"></span>*Figure 116. DAC Control Register (ADDR = 0x11)*

9530-012 09530-012



*Figure 118. VHH Control Register (ADDR = 0x18) Active Truth Table*



WHEN DCL\_ENABLE IS NOT ASSERTED, THE DRIVER, COMPARATOR, AND ACTIVE LOAD ON<br>CHANNEL x ASSUME THE LOW LEAKAGE STATE IN ACCORDANCE WITH DRIVER AND<br>ACTIVE LOAD TRUTH TABLES. THIS CONTROL BIT TAKES PRECEDENCE OVER ALL OTHER CO

*Figure 119. DCL Control Register (ADDR = 0x19)*

09530-015



*Figure 120. PPMU Control Register (ADDR = 0x1A)*

09530-017

09530-018



*Figure 122. CMP Control Register (ADDR = 0x1C)*





*Figure 124. Alarm State Register (ADDR = 0x1E) (Read Only)*

09530-021



*Figure 125. CLC Control Register (ADDR = 0x1F)*

# LEVEL SETTING DACS

## **DAC UPDATE MODES**

The ADATE318 provides  $24 - \times 16$ -bit integrated level setting DACs organized as two channel banks of 12 DACs each. The detailed mapping of the DAC register to pin electronics function is shown in [Table 19.](#page-52-0) Each DAC can be programmed by writing data to the respective SPI register address and channel.

The ADATE318 provides two methods for updating analog DAC levels: DAC immediate update mode and DAC deferred update mode. At release of the  $\overline{\text{CS}}$  pin associated with any valid SPI write to a DAC address, the update of analog levels may start immediately<sup>1</sup>, or it can be deferred, depending on the state of the DAC\_LOAD\_MODE control bits in the DAC control register (SPI ADDR 0x11[1] (see [Figure 116\)](#page-55-0)). The DAC update mode can be selected independently for each channel bank.

If the DAC\_LOAD\_MODE control bit for a given channel bank is cleared, the DACs assigned to that channel are then in the DAC immediate update mode. Writing to any DAC of that channel causes the corresponding analog level to be updated immediately following the associated release of  $\overline{CS}$ . Because all analog levels are updated on a per-channel basis, any previously pending DAC writes queued to the channel (while in deferred update mode) are also updated at this time. This situation can arise if DAC writes are queued to the channel while in deferred update mode, and the DAC\_LOAD\_MODE bit is subsequently changed to immediate update mode before the analog levels are updated by writing to the respective DAC\_LOAD soft pin. The queued data is not lost. Note that writing to the DAC\_LOAD soft pin has no effect in immediate update mode.

If the DAC\_LOAD\_MODE control bit for a given channel is set, the DACs assigned to that channel are in the deferred update mode. Writing to any DAC of that channel only queues the DAC data into that channel. The analog update of queued DAC levels is deferred until the respective DAC\_LOAD soft pin is set (SPI ADDR 0x11[2] (se[e Figure 116\)](#page-55-0)). The DAC deferred update mode, in conjunction with the respective DAC\_LOAD soft pin, provides the means to queue all DAC level writes to a given channel bank before synchronously updating the analog levels with a single SPI command.

Certain pin electronics functions, such as VHH, OVDH, OVDL, and the spare DAC, do not fit neatly within a particular channel bank. However, they must be updated as a part of the channel bank to which they are assigned as shown in [Table 19.](#page-52-0) 

The ADATE318 provides a feature in which a single SPI write operation can address two channels at one time (see [Figure 115\)](#page-52-1). This feature makes possible a scenario in which a SPI write

operation can address corresponding DACs on both channels at the same time even though the channels may be configured with different DAC update modes. In such a case, the part behaves as expected. For example, if both channels are in immediate update mode, the update of analog levels of both channel banks begins after the associated release of the CS pin. If both channels are in deferred update mode, the update of analog levels is deferred for both channels until the corresponding DAC\_LOAD bits are set. If one channel is in deferred update mode and the other channel is in immediate update mode, the former channel defers analog updates until the corresponding DAC\_LOAD bit is written, and the latter channel begins analog updates immediately after the associated release of the  $\overline{CS}$  pin.

An on-chip deglitch circuit with a period of approximately 3 μs is provided to prevent DAC-to-DAC crosstalk whenever an analog update is processed. Only one deglitch circuit is provided per chip, and it must operate over all physical DACs (both channels) at the same time. The deglitch circuit can be retriggered when an analog levels update is initiated before a previous update operation has completed. In the case of a dualchannel immediate mode DAC write using a single SPI command, the deglitch circuit is triggered once after data is loaded into both DAC channels. Analog transitions at the DAC outputs do not begin until the deglitch circuit has timed out, and final settling to full precision requires an additional 7 μs beyond the end of the 3 μs deglitch interval. Total settling time following release of the associated CS is approximately 10 μs. Note that prolonged and consecutive retriggering of the deglitch circuit by one channel may cause the apparent settling time of analog levels on the other channel to be much longer than the specified 10 μs.

A typical DAC update sequence is illustrated in [Figure 126](#page-64-0) in which two immediate mode DAC update commands are written in direct succession. This example illustrates what happens when a DAC update command is written subsequent to a previous update command that has not yet finished its deglitch and settling sequence.

### *Recommended Sequence for OVDH DAC Level Addressing*

For correct OVDH addressing, first write data to the OVDH DAC level at SPI 0x0C at CH0. If in DAC immediate mode, the OVDH data write must be followed by either a DAC\_LOAD command to SPI 0x11[2] at CH1 or a subsequent write to any other CH1 DAC data address before the OVDH value will be updated. If in DAC deferred mode, the OVDH DAC level write must be followed by a DAC\_LOAD command to SPI 0x11[2] at CH1 (not CH0) before the analog OVDH value will be updated.

<sup>&</sup>lt;sup>1</sup> Initiation of the analog level update sequence (and triggering of the on-chip deglitch circuit) actually begins four SCLK cycles following the associated release of the  $\overline{CS}$  pin. For the purpose of this discussion, it is assumed to start coincident with the release of  $\overline{\text{CS}}$ 



Figure 126. SPI DAC Write and Settling Time

## <span id="page-64-0"></span>**Addressing M and C Registers**

Some DACs have pairs of m/c-coefficients that are controlled depending on other register status[. Table 20 d](#page-64-1)etails the specific register settings and register addresses for the different pairs  $(X = don't care)$ .

<span id="page-64-1"></span>









## **DAC TRANSFER FUNCTIONS**

### **Table 21. Detailed DAC Code to Voltage Level Transfer Functions**



<sup>1</sup> Programmable ranges include the margin outside the specified performance range, allowing for offset and gain calibration.

### **Table 22. Load Transfer Functions**



### **Table 23. PPMU Transfer Functions**



<sup>1</sup> RPPMU = 12.5 Ω for Range A, 500 Ω for Range B, 5.0 kΩ for Range C, 50 kΩ for Range D, and 250 kΩ for Range E.



### **Table 24. VHH Transfer Functions**

## **GAIN AND OFFSET CORRECTION**

Each DAC within the ADATE318 has independent gain (m) and offset (c) correction registers that allow digital trim of gain and offset errors. DACs that are shared between functions or levels are provided with per-level or per-function gain and offset correction registers, as appropriate. These registers provide the ability to calibrate out errors in the complete signal chain, which includes error in pin electronics function as well as the DACs. All m- and c-registers are volatile and must be loaded after power-on as part of a calibration cycle if values other than the defaults are required.

The gain and offset correction function can be bypassed by clearing the DAC\_CAL\_ENABLE bit in the SPI DAC contol register (SPI ADDR 0x11[0]; se[e Figure 116\)](#page-55-0). This bypass mode is available on a per-chip basis only; that is, it is not possible to bypass calibration for a subset of the DACs.

The calibration function, when enabled, adjusts the numerical data sent to each DAC according to the following equation:

$$
X_2 = \left[ \left( \frac{m+1}{2^n} \right) \times X_1 \right] + \left( c - 2^{n-1} \right)
$$

where:

 $X_2$  = the data-word loaded into the DAC and returned by an SPI read operation.

 $X_1$  = the 16-bit data-word written to the DAC SPI input register.  $m =$  the code in the respective DAC gain register (default code  $= 0x$ FFFF $= 2<sup>n</sup> - 1$ ).

 $c =$  the code in the respective DAC offset register (default code  $= 0x8000 = 2<sup>n-1</sup>$ .

 $n =$  the DAC resolution ( $n = 16$ ).

From this equation, it can be seen that the gain applied to the  $X_1$ value is always less than or equal to 1.0, with the effect that a DAC's output voltage can only be made smaller. To compensate for this numerically imposed limitation, the ADATE318's signal paths are designed to have gain guaranteed to be greater than 1.0 when the default m values (0xFFFF) are applied. This guarantees that proper gain calibration is always possible. Note also that the value of c is expressed in raw DAC LSBs; that is, it is calculated without considering the effect of the m-register.

When enabled, the calibration function applies the above operation to the  $X_2$  register(s) only after a SPI write to the respective  $X_1$  register(s). The  $X_2$  registers are not updated after writes to either the m- or c-register. In the case of a dual channel write to the DAC, two respective  $X_2$  registers are sequentially updated using the appropriate m and c values.

## **X2 REGISTERS**

Each DAC has associated with it a single  $X_2$  register. There is no provision for storing separate  $X_2$  values for DACs shared between functions or ranges. Thus, new data must be written to any shared DAC after a mode or range change is performed, even if the old and new DAC data is identical. The ADATE318 provides separate m- and c-registers for all ranges and modes so that the new  $X_2$  value is calculated correctly following the new data write, provided the desired m and c values are stored in advance. The sequence of operations is critical in that the mode or range change must be performed prior to writing the new DAC data, and both m and c values must be present before the new DAC data is written. The m and/or c value can be written either before or after a mode or range change but must be written prior to the DAC data to have the intended effect.

## **SAMPLE CALCULATIONS OF M AND C**

Because the ADATE318's on-chip DACs have a theoretical output range that exceeds the operating capabilities of the remainder of its signal channels, calibration points must be chosen to be within the normal operating span. Subject to this constraint, calibration is straightforward. One of the keys to understanding the calibration method is to recognize that the intrinsic DAC offset is defined by its output when the input code is 0x0000. This is quite different from the case of the analog signal paths, where a 0 V level occurs when the DAC code is programmed to near quarter-scale.

As a first example, consider the calibration of a drive high level with a theoretical output span of −2.5 V to +7.5 V, a convenient +10.0 V span in which DAC quarter-scale corresponds to precisely 0.0 V out. The ADATE318 drivers do not of course support this full span, but it is a useful choice for illustration of the calibration methodology.

- 1. Set the channel to drive high and program the VIL and VIT DACs for roughly −1.0 V outputs (Code 0x2700, not critical). Program the VIH DAC to quarter-scale (0x4000) and measure Output Voltage V<sub>1</sub>; then program the DAC to three-quarter-scale (0xC000) and measure Output Voltage  $V_2$ . Note that  $V_1$  and  $V_2$  should be measured with respect to DUTGND.
- 2. Calculate

 $Actual\_DAC\_FSR = 2 \times (V_2 - V_1)$ 

where  $(V_2 - V_1)$  represents half the full-scale span.

3. Calculate the extrapolated DAC voltage at Code 0x0000.

$$
V_0 = V_1 - \left(\frac{Actual\_DAC\_FSR}{4}\right)
$$

Calculate

$$
Actual\_DAC\_LSB = \frac{(V_2 - V_1)}{32,768}
$$

5. Calculate

$$
m = \left[\frac{5}{\left(V_2 - V_1\right)} \times 65,536\right] - 1
$$

6. Calculate the offset from the ideal −2.5 V.

$$
Offset = (-2.5) - V_0
$$

### 7. Calculate

$$
c = 32,768 + \left(\frac{Offset}{Actual\_DAC\_LSB}\right)
$$

8. Calculate volts

$$
Post\_Calibration\_DAC\_LSB = Actual\_DAC\_LSB \times \left(\frac{5}{V_2 - V_1}\right)
$$

The above procedure places the DAC's theoretical 0x0000 output at −2.5 V and its theoretical 0xFFFF output at +7.49985 V (1 LSB below +7.5 V). The useful range extends from below 0x199A (−1.5 V) to above 0xE666 (+6.5 V), a span of at least 52,428 actual DAC codes.

An alternative calibration approach can be used to map all  $2^{16}$ DAC codes onto the part's specified output range by mapping the zero-code to −1.5 V and the full-scale code to +6.5 V.

- 1. Repeat Step 1 to Step 4 above.
- 2. Calculate

$$
m = \frac{4}{(V_2 - V_1)} \times 65,535
$$

- 3. Calculate the offset from the desired −1.5 V.  $\textit{Offset} = (-1.5) - V_0$
- 4. Calculate DAC

$$
c = 32,768 + \left(\frac{Office}{Actual\_DAC\_LSB}\right)
$$

5. Calculate

$$
Post\_Calibration\_DAC\_LSB = \frac{8}{65,536}
$$
Volts

Although this second approach gives an apparent 16 bits of resolution covering the full signal range, it must be kept in mind that this is achieved purely by mathematical alteration of the DAC data. The DAC's internal LSB step size is not changed. In this example, the number of internal DAC codes used to cover the signal span remains roughly 52,428 even though the number of user codes has increased to 65,536. A consequence of this is that apparent DNL errors are increased as more input codes are mapped onto the same number of DAC codes. While the second calibration method is included here as an example of what is possible, its use can provide a false sense of improved accuracy and it is therefore not recommended.

## POWER SUPPLY, GROUNDING, AND DECOUPLING STRATEGY

The ADATE318 product is internally divided into a digital core and an analog core.

The VCC and DGND pins provide power and ground, respectively, for the digital core, which includes the SPI and all digital calibration functions. DGND is the logic ground reference for the VCC supply, and VCC should be adequately bypassed to DGND with low ESR bypass capacitors. To reduce transient digital switching noise coupling from the VCC and DGND pins to the analog core, DGND should be connected to a dedicated ground domain that is separate from the analog ground domains. If the application permits, the DGND should share digital ground domain with the system FPGA or ASIC that interfaces with the ADATE318 SPI. All CMOS inputs and outputs are referenced between VCC and DGND, and their valid levels should be guaranteed relative to these.

The analog core of the product includes all analog ATE functional blocks such as DACs, driver, comparator, load, PPMU, VHH driver, and so on. The VPLUS, VDD, and VSS supplies provide power for the analog core. The AGND and PGND are analog ground and analog power ground references, respectively. PGND is generally more noisy with analog switching transients, and it may also have large static dc currents. The AGND is generally more quiet and has relatively small static dc currents. Ideally, these ground domains should be separated, but it is not necessary. They can be connected together outside the chip to a shared analog ground plane. VDD and VSS should be adequately bypassed to the PGND ground domain. Both PGND and AGND (whether separated or shared) should be kept separate from the DGND ground plane as discussed above.

The VPLUS supply pin has the sole purpose to provide high voltage power for the VHH drive capability (HVOUT pin). If the VHH drive capability is used, the VPLUS supply must be provided as specified. If the VHH drive capability is not used, the VPLUS supply can be connected directly to the VDD supply domain to save power.

The ADATE318 also has a DUTGND input pin that can be used to sense the remote DUT ground potential. All DAC functions

(with the exception of VIOH and VIOL active load currents and VPMU when in PPMU FI mode) are adjusted relative to this DUTGND input. Further, the PPMU measure out pins (PPMU\_MEASx) are referenced to DUTGND not AGND. This, therefore, requires the system ADC to reference its inputs relative to DUTGND as well. Referencing the system ADC to AGND results in errors, except in the case that DUTGND is tied to AGND. For applications that do not distinguish between DUT ground reference and system analog ground reference, the DUTGND pin can be connected to the same ground plane as AGND.

The ADATE318 should have ample supply decoupling of 0.1 μF on each supply pin located as close to the device as possible, ideally right up against the device. In addition, there should be one 10 μF tantalum capacitor shared across each power domain. The 0.1 μF capacitor should have low effective series resistance (ESR) and effective series inductance (ESL), such as the common ceramic capacitors that provide a low impedance path to ground at high frequencies to handle transient currents due to internal logic switching.

Digital lines running under the device should be avoided because these couple noise onto the device. The analog ground plane should be allowed to run under the device to avoid noise coupling. The power supply lines should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching digital signals should be shielded with digital ground to avoid radiating noise to other parts of the board and should never be run near the reference inputs. It is essential to minimize noise on all VREF lines. Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This reduces the effects of feedthrough throughout the board. As is the case for all thin packages, care must be taken to avoid flexing the package and to avoid a point load on the surface of this package during the assembly process.

# USER INFORMATION AND TRUTH TABLES





 $1 X =$  don't care.

### **Table 26. Active Load Truth Table1**



 $1 X =$  don't care.

## **Table 27. VHH and VIH/VIL Driver Truth Table1**



 $1 X = don't care.$ 

### **Table 28. Comparator Truth Table**


## **ALARM FUNCTIONS**

The ADATE318 contains per-channel overvoltage detectors (OVD), PPMU voltage/current clamps, and a per-chip thermal alarm to detect and signal fault conditions. The status of these circuits may be interrogated via the SPI by reading the alarm state register (SPI ADDR 0x1E; see [Figure 124\)](#page-61-0). This read-only register is cleared by a read operation. In addition, the fault conditions are combined in the fault alarm logic (se[e Figure 137\)](#page-79-0) and drive the open drain ALARM pin to signal that a fault has occurred.

The various alarm circuits are controlled through the alarm mask register (ADDR 0x1D; see [Figure 123\)](#page-60-0). In the default state, the thermal alarm is enabled, and both the overvoltage alarm and the PPMU clamp alarms are masked off.

The only function of the alarm circuits is to detect and signal the presence of a fault. The only actions taken upon detection of a fault are setting of the appropriate register bit and activating the ALARM pin.

## **PPMU EXTERNAL CAPACITORS**





**Table 30. Other External Components**



## **TEMPERATURE SENSOR**

### **Table 31.**



## **DEFAULT TEST CONDITIONS**

### **Table 32.**



<sup>1</sup> Force-V indicates force voltage.

<sup>2</sup> Measure-V indicates measure voltage.

## DETAILED FUNCTIONAL BLOCK DIAGRAMS









Figure 134. Comparator Block Diagram

09530-030



Figure 135. Comparator Output Stage Diagram

# ADATE318 Data Sheet



#### Data Sheet **ADATE318 NOTE: DEDICATED OVERVOLTAGE WINDOW COMPARATORS ARE PROVIDED FOR EACH CHANNEL. ONLY ONE CHANNEL IS SHOWN HERE. THE DACOVDx, LEVELS ARE SHARED DACOVDH BETWEEN CHANNELS. ADDR 0x0C, CH0 DUTx**  $\mathsf{v_{cc}}$ **DACOVDL ALARM ADDR 0x0D, CH0**  $\mathsf{v_{cc}}$ **OVD\_ALARM\_MASK\_x D Q ADDR 0x1D[0], CHx THERM\_ALARM\_MASK Q ADDR 0x1D[3], CH0 THERM\_THRESHOLD RESET BY READING ADDR 0x1D[6:4], CH0 FROM SPI ALARM STATE REGISTER THERM (10mV/K) ADDR 0x1E, CHx TEMPERATURE SENSOR (10mV/K) PPMU\_ALARM\_MASK\_x ADDR 0x1D[2], CHx NOTE: DEDICATED PPMU CLAMP INDICATORS ARE PROVIDED FOR EACH CHANNEL. ONLY ONE CHANNEL IS SHOWN HERE. FROM PPMUx CLAMP INDICATOR** 09530-033

<span id="page-79-0"></span>Figure 137. Fault Alarm Block Diagram

# ADATE318 Data Sheet





<sup>1</sup> Z = RoHS Compliant Part.

**©2011–2017 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09530-0-7/17(B)** 



www.analog.com