

## CMOS, Low Voltage Serially Controlled, Octal SPST Switches

# ADG714/ADG715

#### **FEATURES**

ADG714 SPI<sup>™</sup>/QSPI<sup>™</sup>/MICROWIRE<sup>™</sup>-Compatible Interface ADG715 I<sup>2</sup>C<sup>™</sup>-Compatible Interface 2.7 V to 5.5 V Single Supply ±2.5 V Dual Supply 2.5 Ω On Resistance 0.6 Ω On Resistance Flatness 100 pA Leakage Currents Octal SPST Power-On Reset Fast Switching Times TTL/CMOS-Compatible Small TSSOP Package

### APPLICATIONS Data Acquisition Systems Communication Systems Relay Replacement Audio and Video Switching


#### **GENERAL DESCRIPTION**

The ADG714/ADG715 are CMOS, octal SPST (single-pole, single-throw) switches controlled via either a 2- or 3-wire serial interface. On resistance is closely matched between switches and very flat over the full signal range. Each switch conducts equally well in both directions and the input signal range extends to the supplies. Data is written to these devices in the form of 8 bits, each bit corresponding to one channel.

The ADG714 uses a 3-wire serial interface that is compatible with SPI, QSPI, and MICROWIRE and most DSP interface standards. The output of the shift register DOUT enables a number of these parts to be daisy chained.

The ADG715 uses a 2-wire serial interface that is compatible with the  $I^2C$  interface standard. The ADG715 has four hard wired addresses, selectable from two external address pins (A0 and A1). This allows the 2 LSBs of the 7-bit slave address to be set by the user. A maximum of four of these devices may be connected to the bus.

### FUNCTIONAL BLOCK DIAGRAMS



On power-up of these devices, all switches are in the OFF condition, and the internal registers contain all zeros.

Low power consumption and operating supply range of 2.7 V to 5.5 V make this part ideal for many applications. These parts may also be supplied from a dual  $\pm 2.5$  V supply. The ADG714 and ADG715 are available in a small 24-lead TSSOP package.

#### **PRODUCT HIGHLIGHTS**

- 1. 2- or 3-wire serial interface
- 2. Single/dual supply operation. The ADG714 and ADG715 are fully specified and guaranteed with 3 V, 5 V, and ±2.5 V supply rails.
- 3. Low on resistance, typically 2.5  $\Omega$
- 4. Low leakage
- 5. Power-on reset
- 6. Small 24-lead TSSOP package

#### Rev. D

#### Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# $\label{eq:additional} ADG714/ADG715 \\ -SPECIFICATIONS^{1}(v_{DD}=5 \ v \ \pm \ 10\%, \ v_{SS}=0 \ v, \ GND=0 \ v \ unless \ otherwise \ noted.)$

	B Versi			
D	12500	-40°C	TI	Test Conditions/Comments
Parameter	+25°C	to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH			<b>X</b> 7	
Analog Signal Range On Resistance (R <sub>ON</sub> )	2.5	0 V to $V_{DD}$	V Ωtyp	$V_S = 0 V$ to $V_{DD}$ , $I_S = 10 mA$
On Resistance (R <sub>ON</sub> )	4.5	5	$\Omega$ max	$v_{\rm S} = 0$ v to $v_{\rm DD}$ , $I_{\rm S} = 10$ mA
On Resistance Match Between Channels ( $\Delta R_{ON}$ )	4.5	0.4	$\Omega$ typ	
On Resistance Water Detween Channels (ARON)		0.4	$\Omega$ max	$V_{S} = 0 V$ to $V_{DD}$ , $I_{S} = 10 mA$
On Resistance Flatness (R <sub>FLAT(ON)</sub> )	0.6	0.0	$\Omega$ typ	$V_s = 0 V$ to $V_{DD}$ , $I_s = 10 mA$
Chi resistance i hamess (repLAI(ON))	0.0	1.2	$\Omega \max$	
LEAKAGE CURRENTS				V <sub>DD</sub> = 5.5 V
Source OFF Leakage I <sub>s</sub> (OFF)	±0.01		nA typ	$V_{DD} = 9.5 V$ $V_{D} = 4.5 V/1 V, V_{S} = 1 V/4.5 V$
Source off Deakage IS (Off)	$\pm 0.01$	±0.3	nA max	
Drain OFF Leakage I <sub>D</sub> (OFF)	$\pm 0.01$	2010	nA typ	$V_D = 4.5 \text{ V/1 V}, V_S = 1 \text{ V/4.5 V}$
	$\pm 0.1$	±0.3	nA max	
Channel ON Leakage $I_D$ , $I_S$ (ON)	$\pm 0.01$		nA typ	$V_{\rm D} = V_{\rm S} = 1$ V, or 4.5 V
	±0.1	±0.3	nA max	
DIGITAL INPUTS (SCLK, DIN, SYNC, A0, A1)				
Input High Voltage, $V_{INH}$		2.4	V min	
Input Low Voltage, V <sub>INL</sub>		0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.005		μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
		$\pm 0.1$	µA max	
C <sub>IN</sub> , Digital Input Capacitance <sup>2</sup>	3		pF typ	
DIGITAL OUTPUT ADG714 DOUT <sup>2</sup>				
Output Low Voltage		0.4	V max	$I_{SINK} = 6 \text{ mA}$
C <sub>OUT</sub> Digital Output Capacitance	4		pF typ	
DIGITAL INPUTS (SCL, SDA) <sup>2</sup>			1 51	
Input High Voltage, V <sub>INH</sub>		0.7 V <sub>DD</sub>	V min	
Input Ingh Voltage, V <sub>INH</sub>		$V_{DD} + 0.3$	V max	
Input Low Voltage, V <sub>INL</sub>		-0.3	V min	
input Low Voltage, VINL		0.3 V <sub>DD</sub>	V max	
I <sub>IN</sub> , Input Leakage Current	0.005	0.5 100	μA typ	$V_{IN} = 0 V$ to $V_{DD}$
Tin, mp at Louinge Carront	0.000	$\pm 1$	µA max	
V <sub>HYST</sub> , Input Hysteresis	0.05 V <sub>DD</sub>		V min	
C <sub>IN</sub> , Input Capacitance	6		pF typ	
LOGIC OUTPUT (SDA) <sup>2</sup>				
V <sub>OL</sub> , Output Low Voltage		0.4	V max	$I_{SINK} = 3 \text{ mA}$
()[], o uput how voltage		0.6	V max	$I_{SINK} = 6 \text{ mA}$
DYNAMIC CHARACTERISTICS <sup>2</sup>				51111X
	20		ne tun	$V_{s} = 3 V, R_{I} = 300 \Omega, C_{I} = 35 pF$
t <sub>on</sub> ADG714	20	32	ns typ ns max	$v_{\rm S} = 3 v, n_{\rm L} = 300 22, C_{\rm L} = 33  {\rm pr}$
t <sub>on</sub> ADG715	95	34	ns typ	$V_{S} = 3 V, R_{L} = 300 \Omega, C_{L} = 35 pF$
		140	ns max	13 5 1, IL 500 22, OL - 55 PI
t <sub>off</sub> ADG714	8		ns typ	$V_{S} = 3 V, R_{L} = 300 \Omega, C_{L} = 35 pF$
-OFT	-	15	ns max	
t <sub>OFF</sub> ADG715	85	-	ns typ	$V_{S} = 3 V, R_{L} = 300 \Omega, C_{L} = 35 pF$
		130	ns max	
Break-Before-Make Time Delay, t <sub>D</sub>	8		ns typ	$V_{s} = 3 V, R_{L} = 300 \Omega, C_{L} = 35 pF$
		1	ns min	
Charge Injection	±3		pC typ	$V_{S} = 2 V, R_{S} = 0 \Omega, C_{L} = 1 nF$
Off Isolation	-60		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$
	-80		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$
Channel-to-Channel Crosstalk	-70		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 10 MHz$
	-90		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz$
-3 dB Bandwidth	155		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$
$C_{S}(OFF)$	11		pF typ	
$C_{\rm D}$ (OFF)	11		pF typ	
$C_D, C_S(ON)$	22		pF typ	
POWER REQUIREMENTS				$V_{DD} = 5.5 V$
I <sub>DD</sub>	10		μA typ	Digital Inputs = $0 \text{ V}$ or 5.5 V
		20	µA max	

NOTES

<sup>1</sup>Temperature range is as follows: B Version:  $-40^{\circ}$ C to  $+85^{\circ}$ C.

<sup>2</sup>Guaranteed by design, not subject to production test.

# $\label{eq:specifications} SPECIFICATIONS^{1} \, (v_{\text{DD}} = 3 \, \text{V} \pm 10\%, \, v_{\text{SS}} = 0 \, \text{V}, \, \text{GND} = 0 \, \text{V} \, \text{unless otherwise noted.})$

	B Versi	on –40°C		
Parameter	+25°C	-40 C to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		0 V to $V_{DD}$	V	
On Resistance (R <sub>ON</sub> )	6		Ωtyp	$V_{S} = 0 V$ to $V_{DD}$ , $I_{S} = 10 mA$
	11	12	$\Omega$ max	
On Resistance Match Between Channels ( $\Delta R_{ON}$ )		0.4	$\Omega$ typ	$V_{S} = 0 V$ to $V_{DD}$ , $I_{S} = 10 mA$
		1.2	$\Omega$ max	
On Resistance Flatness (R <sub>FLAT(ON)</sub> )		3.5	Ωtyp	$V_S = 0 V$ to $V_{DD}$ , $I_S = 10 mA$
LEAKAGE CURRENTS			-51	$V_{DD} = 3.3 \text{ V}$
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01		nA tun	$V_{DD} = 3.3 V$ $V_{S} = 3 V/1 V, V_{D} = 1 V/3 V$
Source OFF Leakage Is (OFF)	$\pm 0.01$ $\pm 0.1$	±0.3	nA typ nA max	$v_{\rm S} = 5 v/1 v, v_{\rm D} = 1 v/5 v$
Drain OFF Leakage I <sub>D</sub> (OFF)	$\pm 0.1$ $\pm 0.01$	±0.5	nA typ	$V_{\rm S} = 1 \text{ V/3 V}, V_{\rm D} = 3 \text{ V/1 V}$
Diani OFF Leakage I <sub>D</sub> (OFF)	$\pm 0.01$ $\pm 0.1$	±0.3	nA max	$v_{\rm S} = 1 v/5 v, v_{\rm D} = 5 v/1 v$
Chappel ON Leakage L. L. (ON)	$\pm 0.1$ $\pm 0.01$	±0.5		$V_{S} = V_{D} = 1 V$ , or 3 V
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	$\pm 0.01$ $\pm 0.1$	±0.3	nA typ nA max	$v_{\rm S} - v_{\rm D} - 1 v$ , or 5 v
	10.1	±0.5	IIA IIIdx	
DIGITAL INPUTS (SCLK, DIN, SYNC, A0, A1)		• •		
Input High Voltage, V <sub>INH</sub>		2.0	V min	
Input Low Voltage, V <sub>INL</sub>		0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.005		μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
		$\pm 0.1$	µA max	
C <sub>IN</sub> , Digital Input Capacitance <sup>2</sup>	3		pF typ	
DIGITAL OUTPUT ADG714 DOUT <sup>2</sup>				
Output Low Voltage		0.4	V max	$I_{SINK} = 6 \text{ mA}$
C <sub>OUT</sub> Digital Output Capacitance	4		pF typ	
DIGITAL INPUTS (SCL, SDA) <sup>2</sup>				
Input High Voltage, V <sub>INH</sub>		$0.7 V_{DD}$	V min	
Input Ingh Voltage, VINH		$V_{DD} + 0.3$	V max	
Input Low Voltage, V <sub>INL</sub>		-0.3	V min	
Input Low Voltage, VINL		-0.5 0.3 V <sub>DD</sub>	V max	
I <sub>IN</sub> , Input Leakage Current	0.005	0.5 VDD	μA typ	$V_{IN} = 0 V$ to $V_{DD}$
I <sub>IN</sub> , Input Leakage Current	0.005	$\pm 1$	$\mu A typ$ $\mu A max$	$v_{\rm IN} = 0$ v to $v_{\rm DD}$
V <sub>HYST</sub> , Input Hysteresis	0.05 V <sub>DD</sub>	<u> </u>	$V \min$	
C <sub>IN</sub> , Input Capacitance	6		pF typ	
	0		prityp	
LOGIC OUTPUT (SDA) <sup>2</sup>				
V <sub>OL</sub> , Output Low Voltage		0.4	V max	$I_{SINK} = 3 \text{ mA}$
		0.6	V max	$I_{SINK} = 6 mA$
DYNAMIC CHARACTERISTICS <sup>2</sup>				
t <sub>on</sub> ADG714	35		ns typ	$V_{S} = 2 V, R_{L} = 300 \Omega, C_{L} = 35 pF$
		65	ns max	
t <sub>on</sub> ADG715	130		ns typ	$V_{S} = 2 V, R_{L} = 300 \Omega, C_{L} = 35 pF$
		200	ns max	
t <sub>OFF</sub> ADG714	11		ns typ	$V_{S} = 2 V, R_{L} = 300 \Omega, C_{L} = 35 pF$
		20	ns max	
t <sub>OFF</sub> ADG715	115		ns typ	$V_{S} = 2 V, R_{L} = 300 \Omega, C_{L} = 35 pF$
		180	ns max	
Break-Before-Make Time Delay, t <sub>D</sub>	8		ns typ	$V_{S} = 2 V, R_{L} = 300 \Omega, C_{L} = 35 pF$
		1	ns min	
Charge Injection	±2		pC typ	$V_{S} = 1.5 V, R_{S} = 0 \Omega, C_{L} = 1 nF$
Off Isolation	-60		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$
	-80		dB typ	$R_{L} = 50 \Omega, C_{L} = 5 pF, f = 1 MHz$
Channel-to-Channel Crosstalk	-70		dB typ	$R_{L}^{-} = 50 \Omega, C_{L}^{-} = 5 pF, f = 10 MHz$
	-90		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$
-3 dB Bandwidth	155		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$
C <sub>S</sub> (OFF)	11		pF typ	
C <sub>D</sub> (OFF)	11		pF typ	
$C_{\rm D}, C_{\rm S}({\rm ON})$	22		pF typ	
POWER REQUIREMENTS				$V_{DD} = 3.3 V$
I <sub>DD</sub>	10		µA typ	$V_{\rm DD} = 9.5 \text{ V}$ Digital Inputs = 0 V or 3.3 V
44		20	µA max	
			F	

NOTES <sup>1</sup>Temperature range is as follows: B Version:  $-40^{\circ}$ C to  $+85^{\circ}$ C. <sup>2</sup>Guaranteed by design, not subject to production test.

# ADG714/ADG715-SPECIFICATIONS<sup>1</sup>

**DUAL SUPPLY** ( $V_{DD}$  = +2.5 V ± 10%,  $V_{SS}$  = -2.5 V ± 10%, GND = 0 V unless otherwise noted.)

	B Versi			
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH	125 0	10 105 0	Cint	
Analog Signal Range		V <sub>SS</sub> to V <sub>DD</sub>	v	
On Resistance $(R_{ON})$	2.5	1 22 10 1 DD	Ωtyp	$V_{S} = V_{SS}$ to $V_{DD}$ , $I_{DS} = 10 \text{ mA}$
	4.5	5	$\Omega \max$	· 3 · 33 · 0 · DD, · D3 · 10 · m ·
On Resistance Match Between Channels ( $\Delta R_{ON}$ )		0.4	Ωtyp	$V_{S} = V_{SS}$ to $V_{DD}$ , $I_{DS} = 10 \text{ mA}$
		0.8	$\Omega$ max	
On Resistance Flatness (R <sub>FLAT(ON)</sub> )	0.6		Ω typ	$V_{S} = V_{SS}$ to $V_{DD}$ , $I_{DS} = 10 \text{ mA}$
		1	$\Omega$ max	
LEAKAGE CURRENTS				$V_{DD}$ = +2.75 V, $V_{SS}$ = -2.75 V
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01		nA typ	$V_{\rm S}$ = +2.25 V/-1.25 V, $V_{\rm D}$ = -1.25 V/+2.25 V
	$\pm 0.1$	$\pm 0.3$	nA max	
Drain OFF Leakage I <sub>D</sub> (OFF)	$\pm 0.01$		nA typ	$V_{\rm S}$ = +2.25 V/-1.25 V, $V_{\rm D}$ = -1.25 V/+2.25 V
Channel ON Lashara L. L. (ON)	$\pm 0.1$	±0.3	nA max	
Channel ON Leakage $I_D$ , $I_S$ (ON)	$\pm 0.01 \\ \pm 0.1$	±0.3	nA typ	$V_{\rm S} = V_{\rm D} = +2.25 \text{ V}/-1.25 \text{ V}$
	±0.1	±0.5	nA max	
DIGITAL INPUTS		1 7		
Input High Voltage, V <sub>INH</sub> Input Low Voltage, V <sub>INL</sub>		1.7 0.7	V min V max	
Input Low voltage, $v_{INL}$ Input Current, $I_{INL}$ or $I_{INH}$	0.005	0.7	μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
input Guitent, INL OF INH	0.005	$\pm 0.1$	μA typ μA max	VIN - VINL OI VINH
C <sub>IN</sub> , Digital Input Capacitance <sup>2</sup>	3		pF typ	
DIGITAL OUTPUT ADG714 DOUT <sup>2</sup>			* JE	
Output Low Voltage		0.4	V max	$I_{SINK} = 6 \text{ mA}$
C <sub>OUT</sub> Digital Output Capacitance	4	0.4	pF typ	I <sub>SINK</sub> – 0 IIIA
DIGITAL INPUTS (SCL, SDA) <sup>2</sup>	1		prtyp	
Input High Voltage, V <sub>INH</sub>		0.7 V <sub>DD</sub>	V min	
input High voltage, v <sub>INH</sub>		$V_{DD} = 0.7 V_{DD}$ V <sub>DD</sub> + 0.3	V max	
Input Low Voltage, V <sub>INL</sub>		-0.3	V min	
Input 2011 ( chage, ) INL		0.3 V <sub>DD</sub>	V max	
I <sub>IN</sub> , Input Leakage Current	0.005	ere · DD	μA typ	$V_{IN} = 0 V \text{ to } V_{DD}$
		$\pm 1$	µA max	
V <sub>HYST</sub> , Input Hysteresis	$0.05 V_{DD}$		V min	
C <sub>IN</sub> , Input Capacitance	6		pF typ	
LOGIC OUTPUT (SDA) <sup>2</sup>				
V <sub>OL</sub> , Output Low Voltage		0.4	V max	$I_{SINK} = 3 \text{ mA}$
		0.6	V max	$I_{SINK} = 6 \text{ mA}$
DYNAMIC CHARACTERISTICS <sup>2</sup>				
t <sub>on</sub> ADG714	20		ns typ	$V_{S} = 1.5 \text{ V}, \text{ R}_{L} = 300 \Omega, \text{ C}_{L} = 35 \text{ pF}$
		32	ns max	
t <sub>on</sub> ADG715	133		ns typ	$V_{\rm S}$ = 1.5 V, $R_{\rm L}$ = 300 $\Omega$ , $C_{\rm L}$ = 35 pF
		200	ns max	
t <sub>OFF</sub> ADG714	8	10	ns typ	$V_{S} = 1.5 V, R_{L} = 300 \Omega, C_{L} = 35 pF$
t <sub>OFF</sub> ADG715	124	18	ns max	$V_{S} = 1.5 V, R_{L} = 300 \Omega, C_{L} = 35 pF$
LOFF ADG (1)	124	190	ns typ ns max	$v_{\rm S} = 1.5 v, \kappa_{\rm L} = 500  \Omega_2, C_{\rm L} = 55  \rm pr$
Break-Before-Make Time Delay, t <sub>D</sub>	8	170	ns typ	$V_{S} = 1.5 V, R_{L} = 300 \Omega, C_{L} = 35 pF$
		1	ns min	
Charge Injection	±3		pC typ	$V_{S} = 0 V, R_{S} = 0 \Omega, C_{L} = 1 nF$
Off Isolation	-60		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 10 MHz$
	-80		dB typ	$R_{L}^{-} = 50 \Omega, C_{L}^{-} = 5 pF, f = 1 MHz$
Channel-to-Channel Crosstalk	-70		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 10 MHz$
	-90		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz$
-3 dB Bandwidth	155		MHz typ	$R_L = 50 \Omega, C_L = 5 pF$
$C_{\rm S}$ (OFF)	11		pF typ	
$C_{\rm D}$ (OFF)	11 22		pF typ	
$C_D, C_S(ON)$	22		pF typ	
POWER REQUIREMENTS	1-			$V_{DD} = +2.75 \text{ V}, V_{SS} = -2.75 \text{ V}$
I <sub>DD</sub>	15	25	μA typ	Digital Inputs = 0 V or $V_{DD}$
T	15	25	μA max	
I <sub>SS</sub>	15	25	μA typ	
		25	μA max	

NOTES <sup>1</sup>Temperature range is as follows: B Version: -40°C to +85°C.


<sup>2</sup>Guaranteed by design, not subject to production test.

# **ADG714 TIMING CHARACTERISTICS**<sup>1, 2</sup> ( $V_{DD} = 2.7$ V to 5.5 V. All specifications -40°C to +85°C unless otherwise noted.)

Parameter	Limit at T <sub>MIN</sub> , T <sub>MAX</sub>	Unit	Conditions/Comments
f <sub>SCLK</sub>	30	MHz max	SCLK Cycle Frequency
t <sub>1</sub>	33	ns min	SCLK Cycle Time
t <sub>2</sub>	13	ns min	SCLK High Time
t <sub>3</sub>	13	ns min	SCLK Low Time
t <sub>4</sub>	0	ns min	SYNC to SCLK Rising Edge Setup Time
t <sub>5</sub>	5	ns min	Data Setup Time
t <sub>6</sub>	4.5	ns min	Data Hold Time
t <sub>7</sub>	0	ns min	SCLK Falling Edge to SYNC Rising Edge
t <sub>8</sub>	33	ns min	Minimum SYNC High Time
$t_9^3$	20	ns max	SCLK Rising Edge to DOUT Valid
t <sub>10</sub>	0	ns min	SCLK Falling Edge to SYNC Falling Edge
t <sub>11</sub>	6	ns min	SYNC Rising Edge to SCLK Rising Edge

NOTES

 $^1See$  Figure 1.  $^2All$  input signals are specified with tr = tf = 5 ns (10% to 90% of  $V_{DD})$  and timed from a voltage level of (V<sub>IL</sub> + V<sub>IH</sub>)/2.  $^3C_L$  = 20 pF,  $R_L$  = 1 kΩ.





## **ADG715 TIMING CHARACTERISTICS**<sup>1</sup> ( $V_{DD} = 2.7 V$ to 5.5 V. All specifications -40°C to +85°C unless otherwise noted.)

Parameter	Limit at T <sub>MIN</sub> , T <sub>MAX</sub>	Unit	Conditions/Comments	
f <sub>SCL</sub>	400	kHz max	SCL Clock Frequency	
t <sub>1</sub>	2.5	µs min	SCL Cycle Time	
t <sub>2</sub>	0.6	µs min	t <sub>HIGH</sub> , SCL High Time	
t <sub>3</sub>	1.3	µs min	t <sub>LOW</sub> , SCL Low Time	
t <sub>4</sub>	0.6	µs min	t <sub>HD, STA</sub> , Start/Repeated Start Condition Hold Time	
t <sub>5</sub>	100	ns min	t <sub>SU, DAT</sub> , Data Setup Time	
$t_5$ $t_6^2$	0.9	µs max	t <sub>HD, DAT</sub> , Data Hold Time	
	0	µs min		
t <sub>7</sub>	0.6	µs min	t <sub>SU, STA</sub> , Setup Time for Repeated Start	
t <sub>8</sub>	0.6	µs min	t <sub>SU, STO</sub> , Stop Condition Setup Time	
t <sub>9</sub>	1.3	µs min	t <sub>BUF</sub> , Bus Free Time Between a STOP Condition ar a Start Condition	
t <sub>10</sub>	300	ns max	t <sub>R</sub> , Rise Time of Both SCL and SDA When Receiving	
	$20 + 0.1 C_b^3$	ns min		
t <sub>11</sub>	250	ns max	t <sub>F</sub> , Fall Time of SDA When Receiving	
t <sub>11</sub>	300	ns max	t <sub>F</sub> , Fall Time of SDA When Transmitting	
	$0.1 C_b^3$	ns min		
C <sub>b</sub>	400	pF max	Capacitive Load for Each Bus Line	
t <sub>SP</sub> <sup>4</sup>	50	ns max	Pulsewidth of Spike Suppressed	

NOTES

<sup>1</sup>See Figure 2.

 $^{2}$ A master device must provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH</sub> min of the SCL signal) in order to bridge the undefined region of SCL's falling edge.

 ${}^{3}C_{b}$  is the total capacitance of one bus line in pF.  $t_{R}$  and  $t_{F}$  measured between 0.3 V<sub>DD</sub> and 0.7 V<sub>DD</sub>.  ${}^{4}$ Input filtering on both the SCL and SDA inputs suppress noise spikes that are less than 50 ns.




Figure 2. 2-Wire Serial Interface Timing Diagram

#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

 $(T_A = 25^{\circ}C \text{ unless otherwise noted.})$ 

$V_{DD}$ to $V_{SS}$
$V_{DD}$ to GND
V <sub>SS</sub> to GND +0.3 V to -3.5 V
Analog Inputs <sup>2</sup> $V_{SS}$ –0.3 V to $V_{DD}$ +0.3 V
or 30 mA, Whichever Occurs First
Digital Inputs <sup>2</sup> $-0.3$ V to V <sub>DD</sub> $+0.3$ V
or 30 mA, Whichever Occurs First
Peak Current, S or D 100 mA
(Pulsed at 1 ms, 10% Duty Cycle Max)
Continuous Current, S or D 30 mA
Operating Temperature Range
Industrial (B Version)40°C to +85°C
Storage Temperature Range
Junction Temperature 150°C

TSSOP F	Package
---------	---------

$\theta_{JA}$ Thermal Impedance	128°C/W
$\theta_{\rm JC}$ Thermal Impedance	. 42°C/W
Lead Temperature, Soldering (10 sec)	300°C
Infrared Reflow (20 sec)	235°C

NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.


<sup>2</sup>Overvoltages at IN, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

#### CAUTION\_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG714/ADG715 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



### PIN CONFIGURATIONS 24-Lead TSSOP



Pin No.	Mnemonic	Description
1	SCLK	Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. These devices can accommodate serial input rates of up to 30 MHz.
2	$V_{DD}$	Positive Analog Supply Voltage.
3	DIN	Serial Data Input. Data is clocked into the 8-bit input register on the falling edge of the serial clock input.
4	GND	Ground Reference
5, 7, 9, 11, 14, 16, 18, 20	Sx	Source. May be an input or output.
6, 8, 10, 12, 13, 15, 17, 19	Dx	Drain. May be an input or output.
21	V <sub>SS</sub>	Negative Analog Supply Voltage. For single supply operation this should be tied to GND.
22	DOUT	Serial Data Output. This allows a number a parts to be daisy chained. Data is clocked out of the input shift register on the rising edge of SCLK. DOUT is an open-drain output that should be pulled to the supply with an external pull-up resistor.
23	RESET	Active Low Control Input. Clears the input register and turns all switches to the OFF condition.
24	<u>SYNC</u>	Active Low Control Input. This is the frame synchronization signal for the input data. When $\overline{SYNC}$ goes low, it powers on the SCLK and DIN buffers and the input shift register is enabled. Data is transferred on the falling edges of the following clocks. Taking $\overline{SYNC}$ high updates the switches.

### ADG714 PIN FUNCTION DESCRIPTIONS


### ADG715 PIN FUNCTION DESCRIPTIONS

Pin No.	Mnemonic	Description
1	SCL	Serial Clock Line. This is used in conjunction with the SDA line to clock data into the 8-bit input shift register. Clock rates of up to 400 kbit/s can be accommodated with this 2-wire serial interface.
2	$V_{DD}$	Positive Analog Supply Voltage
3	SDA	Serial Data Line. This is used in conjunction with the SCL line to clock data into the 8-bit input shift register during the write cycle and used to readback one byte of data during the read cycle. It is a bidirectional open-drain data line which should be pulled to the supply with an external pull-up resistor.
4	GND	Ground Reference
5, 7, 9, 11, 14, 16, 18, 20	Sx	Source. May be an input or output.
6, 8, 10, 12, 13, 15, 17, 19	Dx	Drain. May be an input or output.
21	V <sub>SS</sub>	Negative Analog Supply Voltage. For single supply operation this should be tied to GND.
22	A1	Address Input. Sets the second least significant bit of the 7-bit slave address.
23	RESET	Active Low Control Input. Clears the input register and turns all switches to the OFF condition.
24	A0	Address Input. Sets the least significant bit of the 7-bit slave address.


### TERMINOLOGY

V <sub>DD</sub>	Most positive power supply potential.	$C_D, C_S (ON)$	"ON" Switch Capacitance. Measured with ref- erence to ground.
V <sub>SS</sub>	Most negative power supply in a dual supply application. In single supply applications, this	C <sub>IN</sub>	Digital Input Capacitance
	should be tied to ground.	t <sub>ON</sub>	Delay time between loading new data to the
$I_{DD}$	Positive Supply Current		shift register and selected switches switching on.
I <sub>SS</sub>	Negative Supply Current	t <sub>OFF</sub>	Delay time between loading new data to the
GND	Ground (0 V) Reference		shift register and selected switches switching off.
S	Source Terminal. May be an input or output.	Off Isolation	A measure of unwanted signal coupling through
D	Drain Terminal. May be an input or output.		an "OFF" switch.
R <sub>ON</sub>	Ohmic resistance between D and S	Crosstalk	A measure of unwanted signal which is coupled
$\Delta R_{ON}$	On resistance match between any two channels,		through from one channel to another as a result of parasitic capacitance.
	i.e., R <sub>ON</sub> max–R <sub>ON</sub> min.	Charge	A measure of the glitch impulse transferred
R <sub>FLAT(ON)</sub>	Flatness is defined as the difference between the	Injection	from the digital input to the analog output
	maximum and minimum value of on resistance		during switching.
	as measured over the specified analog signal range.	Bandwidth	The frequency at which the output is attenuated
I <sub>S</sub> (OFF)	Source leakage current with the switch "OFF."		by -3 dBs.
I <sub>D</sub> (OFF)	Drain leakage current with the switch "OFF."	On Response	The frequency response of the "ON" switch.
$I_D, I_S$ (ON)	Channel leakage current with the switch "ON."	Insertion Loss	
$V_{D}(V_{S})$	Analog voltage on terminals D and S		Insertion Loss = 20 log <sub>10</sub> (V <sub>OUT</sub> with switch/ V <sub>OUT</sub> without switch.
C <sub>S</sub> (OFF)	"OFF" Switch Source Capacitance. Measured	V <sub>INL</sub>	Maximum input voltage for Logic 0.
	with reference to ground.	V <sub>INH</sub>	Minimum input voltage for Logic 1.
C <sub>D</sub> (OFF)	"OFF" Switch Drain Capacitance. Measured	I <sub>INL</sub> (I <sub>INH</sub> )	Input current of the digital input.
	with reference to ground.	I <sub>DD</sub>	Positive Supply Current


### ADG714/ADG715–Typical Performance Characteristics




TPC 1. On Resistance as a Function of  $V_{\text{D}}\left(V_{\text{S}}\right)$  Single Supply




TPC 2. On Resistance as a Function of  $V_{\rm D}$  (V\_s); Dual Supply




TPC 3. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures;  $V_{DD} = 5 V$ 




TPC 4. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures;  $V_{DD} = 3 V$ 




TPC 5. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures; Dual Supply




TPC 6. Leakage Currents as a Function of  $V_D$  ( $V_S$ )




TPC 7. Leakage Currents as a Function of  $V_D$  ( $V_S$ )




TPC 8. Leakage Currents as a Function of  $V_D$  ( $V_S$ ) Dual Supply




TPC 9. Leakage Currents as Function of Temperature




TPC 10. Leakage Currents as a Function of Temperature




TPC 11. Off Isolation vs. Frequency




TPC 12. On Response vs. Frequency



TPC 13. Crosstalk vs. Frequency



TPC 14. Charge Injection vs. Source/Drain Voltage



TPC 15. T<sub>ON</sub>/T<sub>OFF</sub> Times vs. Temperature for ADG714

### **GENERAL DESCRIPTION**

The ADG714 and ADG715 are serially controlled, octal SPST switches, controlled by either a 2- or 3-wire interface. Each bit of the 8-bit serial word corresponds to one switch of the part. A Logic 1 in the particular bit position turns on the switch, while a Logic 0 turns the switch off. Because each switch is independently controlled by an individual bit, this provides the option of having any, all, or none of the switches ON.

When changing the switch conditions, a new 8-bit word is written to the input shift register. Some of the bits may be the same as the previous write cycle, as the user may not wish to change the state of some switches. To minimize glitches on the output of these switches, the part cleverly compares the state of switches from the previous write cycle. If the switch is already in the ON condition, and is required to stay ON, there will be minimal glitches on the output of the switch.

#### **POWER-ON RESET**

On power-up of the device, all switches will be in the OFF condition and the internal shift register is filled with zeros and will remain so until a valid write takes place.

### SERIAL INTERFACE

#### **3-Wire Serial Interface**

The ADG714 has a 3-wire serial interface (SYNC, SCLK, and DIN), that is compatible with SPI, QSPI, MICROWIRE interface standards and most DSPs. Figure 1 shows the timing diagram of a typical write sequence.

Data is written to the 8-bit shift register via DIN under the control of the  $\overline{SYNC}$  and SCLK signals. Data may be written to the shift register in more or less than eight bits. In each case the shift register retains the last eight bits that were written.

When SYNC goes low, the input shift register is enabled. Data from DIN is clocked into the shift register on the falling edge of SCLK. Each bit of the 8-bit word corresponds to one of the eight switches. Figure 3 shows the contents of the input shift register. Data appears on the DOUT pin on the rising edge of SCLK suitable for daisy chaining, delayed of course by eight bits. When all eight bits have been written into the shift register, the SYNC line is brought high again. The switches are updated with the new configuration and the input shift register is disabled. With SYNC held high, the input shift register is disabled, so further data or noise on the DIN line will have no effect on the shift register.




Figure 3. Input Shift Register Contents

### SERIAL INTERFACE

### 2-Wire Serial Interface

The ADG715 is controlled via an  $I^2C$ -compatible serial bus. This device is connected to the bus as a slave device (no clock is generated by the switch).

The ADG715 has a 7-bit slave address. The five MSBs are 10010 and the two LSBs are determined by the state of the A0 and A1 pins.

The 2-wire serial bus protocol operates as follows:

1. The master initiates data transfer by establishing a START condition, which is when a high-to-low transition on the SDA line occurs while SCL is high. The following byte is the address byte that consists of the 7-bit slave address followed by a  $R/\overline{W}$  bit (this bit determines whether data will be read from or written to the slave device).

The slave whose address corresponds to the transmitted address responds by pulling the SDA line low during the ninth clock pulse (this is termed the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register. If the  $R/\overline{W}$  bit is high, the master will read from the slave device. However, if the  $R/\overline{W}$  bit is low, the master will write to the slave device.

- 2. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL.
- 3. When all data bits have been read or written, a STOP condition is established by the master. A STOP condition is defined as a low-to-high transition on the SDA line while SCL is high. In write mode, the master will pull the SDA line high during the tenth clock pulse to establish a STOP condition. In read mode, the master will issue a no acknowledge for the ninth clock pulse (i.e., the SDA line remains high). The master will then bring the SDA line low before the tenth clock pulse and then high during the tenth clock pulse to establish a STOP is an establish a STOP condition.

A repeated write function gives the user flexibility to update the matrix switch a number of times after addressing the part only once. During the write cycle, each data byte will update the configuration of the switches. For example, after the matrix switch has acknowledged its address byte, and received one data byte, the switches will update after the data byte; if another data byte is written to the matrix switch while it is still the addressed slave device, this data byte will also cause a switch configuration update. Repeat read of the matrix switch is also allowed.

### **Input Shift Register**

The input shift register is eight bits wide. Figure 3 illustrates the contents of the input shift register. Data is loaded into the device as an 8-bit word under the control of a serial clock input, SCL. The timing diagram for this operation is shown in Figure 2. The 8-bit word consists of eight data bits, each controlling one switch. MSB (Bit 7) is loaded first.

### Write Operation

When writing to the ADG715, the user must begin with an address byte and  $R/\overline{W}$  bit, after which the switch will acknowledge that it is prepared to receive data by pulling SDA low. This address byte is followed by the 8-bit word. The write operation for the switch is shown in the Figure 4.

### **READ Operation**

When reading data back from the ADG715, the user must begin with an address byte and  $R/\overline{W}$  bit, after which the switch will acknowledge that it is prepared to transmit data by pulling SDA low. The readback operation is a single byte that consists of the eight data bits in the input register. The read operation for the part is shown in Figure 5.

See Figure 4 for a graphical explanation of the serial interface.




Figure 5. ADG715 Readback Sequence

### **APPLICATIONS**

### Multiple Devices On One Bus

Figure 6 shows four ADG715 devices on the same serial bus. Each has a different slave address since the state of their A0 and A1 pins is different. This allows each switch to be written to or read from independently.

### **Daisy-Chaining Multiple ADG714s**

A number of ADG714 switches may be daisy-chained simply by using the DOUT pin. Figure 7 shows a typical implementation. The  $\overline{SYNC}$  pin of all three parts in the example are tied together. When  $\overline{SYNC}$  is brought low, the input shift registers of all parts are enabled, data is written to the parts via DIN, and clocked through the shift registers. When the transfer is complete,  $\overline{SYNC}$  is brought high and all switches are updated simultaneously. Further shift registers may be added in series.

### **Power Supply Sequencing**

When using CMOS devices, care must be taken to ensure correct power-supply sequencing. Incorrect power-supply sequencing can result in the device being subjected to stresses beyond those maximum ratings listed in the data sheet. Digital and analog inputs should always be applied after power supplies and ground. In dual supply applications, if digital or analog inputs may be applied to the device prior to the  $V_{DD}$  and  $V_{SS}$  supplies, the addition of a Schottky diode connected between  $V_{SS}$  and GND will ensure that the device powers on correctly. For single supply operation,  $V_{SS}$  should be tied to GND as close to the device as possible.

### Decoding Multiple ADG714s Using an ADG739

The dual 4-channel ADG739 multiplexer can be used to multiplex a single chip select line to provide chip selects for up to four




Figure 6. Multiple ADG715s On One Bus






Figure 7. Multiple ADG714 Devices in a Daisy-Chained Configuration

devices on the SPI bus. Figure 8 illustrates the ADG739 and multiple ADG714s in such a typical configuration. All devices receive the same serial clock and serial data, but only one device will receive the  $\overline{\text{SYNC}}$  signal at any one time. The ADG739 is a serially controlled device also. One bit programmable pin of the microcontroller is used to enable the ADG739 via SYNC2, while another bit programmable pin is used as the chip select for the other serial devices, SYNC1. Driving SYNC2 low enables changes to be made to the addressed serial devices. By bringing SYNC1 low, the selected serial device hanging from the SPI bus will be enabled and data will be clocked into its shift register on the falling edges of SCLK. The convenient design of the matrix switch allows for different combinations of the four serial devices to be addressed at any one time. If more devices need to be addressed via one chip select line, the ADG738 is an 8channel device and would allow further expansion of the chip select scheme. There may be some digital feedthrough from the digital input lines because SCLK and DIN are permanently connected to each device. Using a burst clock will minimize the effects of digital feedthrough on the analog channels.



*Figure 8. Addressing Multiple ADG714s Using an ADG739* 

### **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-153-AD

Figure 1. 24-Lead Thin Shrink Small Outline Package [TSSOP] (RU-24)

Dimensions shown in millimeters

### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADG714BRUZ	-40°C to +85°C	24-Lead TSSOP	RU-24
ADG714BRUZ-REEL	-40°C to +85°C	24-Lead TSSOP	RU-24
ADG714BRUZ-REEL7	-40°C to +85°C	24-Lead TSSOP	RU-24
ADG715BRU	-40°C to +85°C	24-Lead TSSOP	RU-24
ADG715BRU-REEL7	-40°C to +85°C	24-Lead TSSOP	RU-24
ADG715BRUZ	-40°C to +85°C	24-Lead TSSOP	RU-24
ADG715BRUZ-REEL	-40°C to +85°C	24-Lead TSSOP	RU-24
ADG715BRUZ-REEL7	–40°C to +85°C	24-Lead TSSOP	RU-24

<sup>1</sup> Z = RoHS Compliant Part.

### **REVISION HISTORY**

10/15—Rev. C to Rev. D
Changes to ADG714 Timing Characteristics Table and
Figure 1
Changes to Ordering Guide16

### 1/13-Rev. B to Rev. C

Changes to Dual Supply Table Summary and $I_{\rm DD}$ Test
Conditions/Comments4
Changes to Ordering Guide16

### 11/02—Rev. A to Rev. B

Edits to Features	1
Edits to General Description	1
Edits to Product Highlights	1
Edits to Specifications	3, 4
Edits to TPCs 2 and 5	10
Edits to TPCs 8 and 9	11
Edits to TPCs 14	12
Edits to Figure 8	15

4/00—Revision 0: Initial Version

I<sup>2</sup>C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

©2000–2015 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D00043-0-10/15(D)

