

CMOS 3 V/5 V, Wide Bandwidth Quad 2:1 Mux in Chip Scale Package

FEATURES

Low Insertion Loss and On Resistance: 4 Ω Typical On-Resistance Flatness <2 Ω Bandwidth >200 MHz Single 3 V/5 V Supply Operation Rail-to-Rail Operation Very Low Distortion: <1% Low Quiescent Supply Current (100 nA Typical) Fast Switching Times t_{ON} 10 ns t_{OFF} 4 ns TTL/CMOS Compatible For Functionally Equivalent Devices in 16-Lead QSOP/ SOIC Packages, See ADG774

APPLICATIONS

100VG-AnyLAN Token Ring 4 Mbps/16 Mbps ATM25/155 NIC Adapter and Hubs Audio and Video Switching Relay Replacement

GENERAL DESCRIPTION

The ADG784 is a monolithic CMOS device comprising four 2:1 multiplexer/demultiplexers with high impedance outputs. The CMOS process provides low power dissipation yet gives high switching speed and low on resistance. The on-resistance variation is typically less than 0.5 Ω with an input signal ranging from 0 V to 5 V.


The bandwidth of the ADG784 is greater than 200 MHz and this, coupled with low distortion (typically 0.5%), makes the part suitable for switching fast ethernet signals.

The on-resistance profile is very flat over the full analog input range ensuring excellent linearity and low distortion when switching audio signals. Fast switching speed, coupled with high signal bandwidth, also makes the parts suitable for video signal switching. CMOS construction ensures ultralow power dissipation making the parts ideally suited for portable and battery powered instruments.

The ADG784 operates from a single 3.3 V/5 V supply and is TTL logic compatible. The control logic for each switch is shown in the Truth Table.

FUNCTIONAL BLOCK DIAGRAM

ADG784



These switches conduct equally well in both directions when ON, and have an input signal range that extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked. The ADG784 switches exhibit break-before-make switching action.

PRODUCT HIGHLIGHTS

- 1. Also Available as ADG774 in 16-Lead QSOP and SOIC.
- 2. Wide Bandwidth Data Rates >200 MHz.
- 3. Ultralow Power Dissipation.
- Extended Signal Range. The ADG784 is fabricated on a CMOS process giving an increased signal range that fully extends to the supply rails.
- 5. Low Leakage over Temperature.
- Break-Before-Make Switching. This prevents channel shorting when the switches are configured as a multiplexer.
- 7. Crosstalk is typically -70 dB @ 30 MHz.
- 8. Off isolation is typically -60 dB @ 10 MHz.
- 9. Available in Chip Scale Package (CSP).

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781/329-4700
 www.analog.com

 Fax: 781/461-3113
 © Analog Devices, Inc., 2013

ADG784* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS

View a parametric search of comparable parts.

DOCUMENTATION

Application Notes

• AN-1024: How to Calculate the Settling Time and Sampling Rate of a Multiplexer

Data Sheet

• ADG784: CMOS 3 V/5 V, Wide Bandwidth Quad 2:1 Mux in Chip Scale Package Data Sheet

REFERENCE MATERIALS

Product Selection Guide

• Switches and Multiplexers Product Selection Guide

Technical Articles

- CMOS Switches Offer High Performance in Low Power, Wideband Applications
- Data-acquisition system uses fault protection
- Enhanced Multiplexing for MEMS Optical Cross Connects
- Temperature monitor measures three thermal zones

DESIGN RESOURCES

- ADG784 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all ADG784 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK

Submit feedback for this data sheet.

ADG784–SPECIFICATIONS

SINGLE SUPPLY ($V_{DD} = 5 V \pm 10\%$, GND = 0 V. All specifications T_{MIN} to T_{MAX} unless otherwise noted.)

	B Ve	ersion T _{MIN} to			
Parameter	25°C	T _{MAX}	Unit	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		0 V to V_{DD}	V		
On Resistance (R _{ON})	2.2	22	Ω typ	$V_{\rm D} = 0 \text{ V to } V_{\rm DD}, I_{\rm S} = -10 \text{ mA}$	
		5	Ω max		
On Resistance Match Between					
Channels (ΔR_{ON})	0.15		Ω typ	$V_D = 0$ V to V_{DD} , $I_S = -10$ mA	
		0.5	Ω max		
On Resistance Flatness (R _{FLAT(ON)})	0.5		Ω typ	$V_{\rm D} = 0 \text{ V to } V_{\rm DD}; I_{\rm S} = -10 \text{ mA}$	
		1	Ω max		
LEAKAGE CURRENTS					
Source OFF Leakage I _S (OFF)	±0.01		nA typ	$V_D = 4.5 V, V_S = 1 V; V_D = 1 V, V_S = 4.5 V;$	
Source OFT Leakage IS (OFT)	± 0.01 ± 0.5	± 1	nA max	$v_{\rm D} = 4.5 v, v_{\rm S} = 1 v, v_{\rm D} = 1 v, v_{\rm S} = 4.5 v,$ Test Circuit 2	
Drain OFF Leakage I _D (OFF)	± 0.01	± 1	nA typ	$V_{\rm D} = 4.5 \text{ V}, V_{\rm S} = 1 \text{ V}; V_{\rm D} = 1 \text{ V}, V_{\rm S} = 4.5 \text{ V};$	
Drain OFF Leakage ID (OFF)	± 0.01 ± 0.5	± 1	nA max	$v_D = 4.5 v, v_S = 1 v, v_D = 1 v, v_S = 4.5 v,$ Test Circuit 2	
Channel ON Leakage I _D , I _S (ON)	± 0.01	± 1	nA typ	$V_D = V_S = 4.5 \text{ V}; V_D = V_S = 1 \text{ V}; \text{ Test Circuit 3}$	
Channel ON Leakage I_D , I_S (ON)	± 0.01 ± 0.5	± 1	nA max	$v_{\rm D} - v_{\rm S} - 4.5 v, v_{\rm D} - v_{\rm S} - 1 v,$ Test Circuit 5	
	±0.5	± 1	IIA IIIax		
DIGITAL INPUTS					
Input High Voltage, V _{INH}		2.4	V min		
Input Low Voltage, V _{INL}		0.8	V max		
Input Current					
I _{INL} or I _{INH}	0.001		μA typ	$V_{IN} = V_{INL}$ or V_{INH}	
		± 0.5	μA max		
DYNAMIC CHARACTERISTICS ²					
t _{ON}		10	ns typ	$R_L = 100 \Omega, C_L = 35 pF,$	
		20	ns max	$V_s = 3 V$; Test Circuit 4	
t _{OFF}		4	ns typ	$R_{\rm L} = 100 \ \Omega, C_{\rm L} = 35 \ \rm pF,$	
011		8	ns max	$V_{\rm S} = 3$ V; Test Circuit 4	
Break-Before-Make Time Delay, t _D		5	ns typ	$R_{\rm L} = 100 \ \Omega, C_{\rm L} = 35 \ \rm pF,$	
		1	ns min	$V_{S1} = V_{S2} = 5$ V; Test Circuit 5	
Off Isolation		-65	dB typ	$R_L = 100 \Omega$, f = 10 MHz; Test Circuit 7	
Channel-to-Channel Crosstalk		-75	dB typ	$R_L = 100 \Omega$, f = 10 MHz; Test Circuit 8	
Bandwidth –3 dB		240	MHz typ	$R_{\rm L} = 100 \Omega$; Test Circuit 6	
Distortion		0.5	% typ	$R_{\rm L} = 100 \Omega$	
Charge Injection		10	pC typ	$C_{L} = 1 \text{ nF};$ Test Circuit 9	
C _s (OFF)		10	pF typ	f = 1 kHz	
C _D (OFF)		20	pF typ	f = 1 kHz	
$C_D, C_S(ON)$		30	pF typ	f = 1 MHz	
POWER REQUIREMENTS				$V_{DD} = 5.5 V$ Digital Inputs = 0 V or V_{DD}	
т		1	uA mar	Digital Inputs – U V OF V _{DD}	
I _{DD}	$1 $ $\mu A max$				
т	0.001	1	μA typ	V = 5 V	
I _{IN}		1 100	μA typ mA max	$V_{IN} = 5 V$ $V_S/V_D = 0 V$	
Io		100	mra max	$\mathbf{v}_{S'} \mathbf{v}_{D} = \mathbf{v} \mathbf{v}$	

NOTES ¹Temperature ranges are as follows: B Version, -40°C to +85°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

SINGLE SUPPLY ($V_{DD} = 3 V \pm 10\%$, GND = 0 V. All specifications T_{MIN} to T_{MAX} unless otherwise noted.)

Parameter	B Version T _{MIN} to 25°C T _{MAX}		Unit	Test Conditions/Comments	
	23 0	I MAX			
ANALOG SWITCH		O V to V	v		
Analog Signal Range	4	0 V to V_{DD}		$V_D = 0$ V to V_{DD} , $I_S = -10$ mA	
On Resistance (R _{ON})	4	10	Ω typ Ω max	$v_{\rm D} = 0$ v to $v_{\rm DD}$, $r_{\rm S} = -10$ mA	
On Resistance Match Between		10	S2 IIIAX		
Channels (ΔR_{ON})	0.15		Ω typ	$V_{\rm D} = 0 \text{ V to } V_{\rm DD}, I_{\rm S} = -10 \text{ mA}$	
	0.15	0.5	$\Omega \max$		
On Resistance Flatness (R _{FLAT(ON)})	2	0.5	Ω typ	$V_{\rm D} = 0 \text{ V to } V_{\rm DD}, I_{\rm S} = -10 \text{ mA}$	
On Resistance Financess (REAT(ON))	2	4	$\Omega \max$		
		-			
LEAKAGE CURRENTS	10.01				
Source OFF Leakage I_S (OFF)	± 0.01	1.1	nA typ	$V_D = 3 V, V_S = 1 V; V_D = 1 V, V_S = 3 V;$	
Desir OFF Lasta L (OFF)	± 0.5	± 1	nA max	Test Circuit 2 $Y_{1} = 2 Y_{1} Y_{2} = 1 Y_{2} Y_{3} = 2 Y_{3}$	
Drain OFF Leakage I_D (OFF)	± 0.01		nA typ	$V_D = 3 V, V_S = 1 V; V_D = 1 V, V_S = 3 V;$	
Charged ON Lashers L. L. (ON)	± 0.5	± 1	nA max	Test Circuit 2 $V_{1} = V_{2} = 2 V_{1} V_{2} = 1 V_{2}$ Test Circuit 2	
Channel ON Leakage I _D , I _S (ON)	± 0.01	1.1	nA typ	$V_D = V_S = 3 V; V_D = V_S = 1 V;$ Test Circuit 3	
	±0.5	±1	nA max		
DIGITAL INPUTS					
Input High Voltage, V _{INH}		2.0	V min		
Input Low Voltage, V _{INL}		0.4	V max		
Input Current					
I _{INL} or I _{INH}	0.001		μA typ	$V_{IN} = V_{INL}$ or V_{INH}	
		± 0.5	μA max		
DYNAMIC CHARACTERISTICS ²					
t _{ON}		12	ns typ	$R_L = 100 \Omega, C_L = 35 pF,$	
		25	ns max	$V_{\rm S}$ = 1.5 V; Test Circuit 4	
t _{OFF}		5	ns typ	$R_{L} = 100 \Omega, C_{L} = 35 pF,$	
		10	ns max	$V_{\rm S}$ = 1.5 V; Test Circuit 4	
Break-Before-Make Time Delay, t _D		5	ns typ	$R_{L} = 100 \Omega, C_{L} = 35 pF,$	
		1	ns min	$V_{S1} = V_{S2} = 3 V$; Test Circuit 5	
Off Isolation		-65	dB typ	$R_L = 50 \Omega$, f = 10 MHz; Test Circuit 7	
Channel-to-Channel Crosstalk		-75	dB typ	$R_L = 50 \Omega$, f = 10 MHz; Test Circuit 8	
Bandwidth –3 dB		240	MHz typ	$R_L = 50 \Omega$; Test Circuit 6	
Distortion		2	% typ	$R_{\rm L} = 50 \ \Omega$	
Charge Injection		3	pC typ	$C_L = 1 \text{ nF}$; Test Circuit 9	
C _s (OFF)		10	pF typ	f = 1 kHz	
$C_{\rm D}$ (OFF)		20	pF typ	f = 1 kHz	
$C_D, C_S(ON)$		30	pF typ	f = 1 MHz	
POWER REQUIREMENTS				$V_{DD} = 3.3 V$ Digital Inputs = 0 V or V_{DD}	
I _{DD}		1	µA max		
• 00	0.001	I	μA inax μA typ		
	0.001				
I _{IN}		1	μA typ	$V_{IN} = 3 V$	

NOTES ¹Temperature ranges are as follows: B Version, -40°C to +85°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

Table I. Truth Table

EN	IN	D1	D2	D3	D4	Function
1	Х	Hi-Z	Hi-Z	Hi-Z	Hi-Z	DISABLE
0	0	S1A	S2A	S3A	S4A	IN = 0
0	1	S1B	S2B	S3B	S4B	IN = 1

ADG784

ABSOLUTE MAXIMUM RATINGS¹


$(T_A = 25^{\circ}C \text{ unless otherwise noted.})$
V_{DD} to GND $\hdots 0.3$ V to +6 V
Analog, Digital Inputs ² -0.3 V to V _{DD} + 0.3 V or
30 mA, Whichever Occurs First
Continuous Current, S or D 100 mA
Peak Current, S or D 300 mA
(Pulsed at 1 ms, 10% Duty Cycle max)
Operating Temperature Range
Industrial (B Version) $\dots -40^{\circ}$ C to $+85^{\circ}$ C
Storage Temperature Range
Junction Temperature 150°C
Chip Scale Package
θ_{JA} Thermal Impedance
Lead Temperature, Soldering
Vapor Phase (60 sec) 215°C
Infrared (15 sec) 220°C
ESD 2 kV
NOTES

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

²Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

PIN CONFIGURATION



ο NOTES 1. NC = NO CONNECT. 2. EXPOSED PAD TIED TO SUBSTRATE, GND.

TERMINOLOGY


V _{DD}	Most Positive Power Supply Potential.
GND	Ground (0 V) Reference.
S	Source Terminal. May be an input or output.
D	Drain Terminal. May be an input or output.
IN	Logic Control Input.
EN	Logic Control Input.
R _{ON}	Ohmic resistance between D and S.
$\Delta R_{\rm ON}$	On Resistance match between any two channels i.e., $R_{ON} \max - R_{ON} \min$.
$R_{FLAT(ON)}$	Flatness is defined as the difference between the maximum and minimum value of on resis- tance as measured over the specified analog signal range.
I _S (OFF)	Source Leakage Current with the switch "OFF."
I _D (OFF)	Drain Leakage Current with the switch "OFF."
I_D , I_S (ON)	Channel Leakage Current with the switch "ON."
$V_{D}(V_{S})$	Analog Voltage on Terminals D, S.
C _S (OFF)	"OFF" Switch Source Capacitance.
C _D (OFF)	"OFF" Switch Drain Capacitance.
$C_D, C_S(ON)$	"ON" Switch Capacitance.
t _{ON}	Delay between applying the digital control input and the output switching on. See Test Circuit 4.
t _{OFF}	Delay between applying the digital control input and the output switching Off.
t _D	"OFF" time or "ON" time measured between the 90% points of both switches, when switching from one address state to another. See Test Circuit 5.
Crosstalk	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.
Off Isolation	A measure of unwanted signal coupling through an "OFF" switch.
Bandwidth	Frequency response of the switch in the ON state measured at 3 dB down.
Distortion	$R_{FLAT(ON)}/R_L$

CAUTION_


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG784 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




Typical Performance Characteristics–ADG784




TPC 1. On Resistance as a Function of V_D (V_S) for Various Single Supplies




TPC 2. On Resistance as a Function of V_D (V_S) for Different Temperatures with 5 V Single Supplies




TPC 3. On Resistance as a Function of V_D (V_S) for Different Temperatures with 3 V Single Supplies



TPC 4. On Response vs. Frequency




TPC 5. Off Isolation vs. Frequency



TPC 6. Crosstalk vs. Frequency

ADG784



TPC 7. Charge Injection vs. Source Voltage




Figure 1. Full Duplex Transceiver




Figure 2. Loop Back






Figure 3. Line Termination




Figure 4. Line Clamp

Test Circuits









Test Circuit 1. On Resistance

Test Circuit 2. Off Leakage


Test Circuit 3. On Leakage




Test Circuit 4. Switching Times



Test Circuit 5. Break-Before-Make Time Delay




Test Circuit 6. Bandwidth




Test Circuit 7. Off Isolation

ADG784




Test Circuit 8. Channel-to-Channel Crosstalk



Test Circuit 9. Charge Injection

OUTLINE DIMENSIONS



ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADG784BCPZ	-40°C to +85°C	20-Lead LFCSP_WQ	CP-20-6
ADG784BCPZ-REEL	-40°C to +85°C	20-Lead LFCSP_WQ	CP-20-6
ADG784BCPZ-REEL7	-40°C to +85°C	20-Lead LFCSP_WQ	CP-20-6

¹ Z = RoHS Compliant Part.

REVISION HISTORY

2/13-Rev. 0 to Rev. A

Changes to Pin Configuration
Updated Outline Dimensions
Changes to Ordering Guide9

4/01—Revision 0: Initial Version



Rev. A | Page 9