

FEATURES

Precision 5 V voltage monitor with 5% or 10% tolerance options
Adjustable STROBE monitor with 150 ms, 600 ms, or 1.2 sec options
Fast (20 ns) STROBE pulse width
No external components required
Packaged in 8-Lead SOIC
Specified from -40°C to $+85^{\circ}\text{C}$

APPLICATIONS

Microprocessor systems
Portable equipment
Computers
Controllers
Intelligent instruments
Automotive systems
Protection against damage caused by microprocessor failure

GENERAL DESCRIPTION

The ADM1232A is pin-compatible to the MAX1232, DS1232LP, and DS1232. The ADM1232A can detect strobe pulse widths as narrow as 20 ns, making it compatible with high speed microprocessors. The Analog Devices, Inc., ADM1232A is a microprocessor monitoring circuit that monitors microprocessor supply voltage. It can also detect if a microprocessor has locked up or an external interrupt has been issued. The ADM1232A is available in an 8-lead narrow body SOIC and is specified over the -40°C to $+85^{\circ}\text{C}$ temperature range.




Figure 1.




Figure 2. Typical Supply Monitoring Application

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

ADM1232A* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS

View a parametric search of comparable parts.

DOCUMENTATION

Data Sheet

- ADM1232A: Microprocessor Supervisory Circuit Data Sheet

REFERENCE MATERIALS

Product Selection Guide

- Supervisory Devices Complementary Parts Guide for Altera FPGAs
- Supervisory Devices Complementary Parts Guide for Xilinx FPGAs

Solutions Bulletins & Brochures

- Voltage Monitoring Products Applications Guide

DESIGN RESOURCES

- ADM1232A Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all ADM1232A EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK

Submit feedback for this data sheet.

TABLE OF CONTENTS

Features	1	Pin Configuration and Function Descriptions.....	5
Applications.....	1	Circuit Information.....	6
Functional Block Diagram	1	PB RESET	6
General Description	1	STROBE Timeout Selection.....	6
Revision History	2	TOLERANCE	6
Specifications.....	3	RESET and $\overline{\text{RESET}}$ Outputs.....	6
Absolute Maximum Ratings.....	4	Outline Dimensions	7
ESD Caution.....	4	Ordering Guide	7

REVISION HISTORY

1/09—Rev. 0 to Rev. A

Updated Format.....	Universal
Deleted RM-8, N-8, R-16 Packages	Universal
Changes to Features and General Description Sections.....	1
Changes to Table 3.....	5
Changes to Tolerance Section	6
Changes to Ordering Guide	8

7/99—Revision 0: Initial Version

SPECIFICATIONS

V_{CC} = full operating range, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.

Table 1.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
TEMPERATURE RANGE	−40		+85	°C	$T_A = T_{MIN}$ to T_{MAX} .
POWER SUPPLY					
Voltage	4.5	5.0	5.5	V	V_{IL}, V_{IH} = CMOS levels. V_{IL}, V_{IH} = TTL levels.
Current		20	50	μA	
		200	500	μA	
STROBE AND PB RESET INPUTS					
Input High Level	2.0		$V_{CC} + 0.3$	V	
Input Low Level	−0.3		+0.8	V	
INPUT LEAKAGE CURRENT (STROBE, TOLERANCE)	−1.0		+1.0	μA	
TD		1.6		μA	
OUTPUT CURRENT					
RESET	8	10		mA	When V_{CC} is at 4.5 V to 5.5 V.
RESET, RESET	−8	−12		mA	When V_{CC} is at 4.5 V to 5.5 V.
OUTPUT VOLTAGE					
RESET/RESET	$V_{CC} - 0.5$	$V_{CC} - 0.1$		V	While sourcing less than 500 μA, RESET remains within 0.5 V of V_{CC} on power-down until V_{CC} drops below 2.0 V. While sinking less than 500 μA, RESET remains within 0.5 V of GND on power-down until V_{CC} drops below 2.0 V.
RESET/RESET High Level			0.4	V	
RESET/RESET Low Level	2.4			V	
1 V OPERATION					
RESET Output Voltage		$V_{CC} - 0.1$		V	While sourcing less than 50 μA.
RESET Output Voltage		0.1		V	While sinking less than 50 μA.
V_{CC} TRIP POINT					
5%	4.5	4.62	4.74	V	TOLERANCE = GND.
10%	4.25	4.37	4.49	V	TOLERANCE = V_{CC} .
CAPACITANCE					
Input (STROBE, TOLERANCE)			5	pF	$T_A = 25^\circ\text{C}$.
Output (RESET, RESET)			7	pF	$T_A = 25^\circ\text{C}$.
PB RESET					
Time	20			ms	PB RESET must be held low for a minimum of 20 ms to guarantee a reset.
Delay	1	4	20	ms	
RESET ACTIVE TIME	250	610	1000	ms	
STROBE					
Pulse Width	20			ns	TD = 0 V. TD = floating. TD = V_{CC} .
Timeout Period	62.5	150	250	ms	
	250	600	1000	ms	
	500	1200	2000	ms	
V_{CC}					
Fall Time	10			μs	Guaranteed by design.
Rise Time	0			μs	Guaranteed by design.
V_{CC} FAIL DETECT TO RESET OUTPUT DELAY RESET and RESET Are Logically Correct			50	μs	After V_{CC} falls below the set tolerance voltage (see Figure 7). After V_{CC} rises above the set tolerance voltage.
	250	610	1000	ms	

ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 2.

Parameter	Rating
V_{CC}	5.5 V
Logic Inputs	$-0.3\text{ V to }V_{CC} + 0.3\text{ V}$
Storage Temperature Range	$-65^\circ\text{C to }+150^\circ\text{C}$
Lead Temperature (Soldering, 10 sec)	300°C
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C
Power Dissipation	900 μW
Derate by 12 mW/ $^\circ\text{C}$ Above 25°C	
θ_{JA} Thermal Impedance (Still Air)	153 $^\circ\text{C/W}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	PB RESET	Push Button Reset Input. This debounced input ignores pulses of less than 1 ms and is guaranteed to respond to pulses greater than 20 ms.
2	TD	Time Delay Set. This pin allows the user to select the maximum amount of time the ADM1232A allows the STROBE input to remain inactive (that is, STROBE is not receiving any high-to-low transitions), without forcing the ADM1232A to generate a RESET pulse. (See Table 1, the strobe timeout settings in Table 4, and Figure 6.)
3	TOLERANCE	Tolerance Input. This input determines how much the supply voltage will be allowed to decrease (as a percentage tolerance) before a RESET is asserted. Connect to V _{CC} for 10% tolerance and GND for 5% tolerance.
4	GND	0 V ground reference for all signals.
5	RESET	Active High Logic Output. This pin is asserted when V _{CC} decreases below the amount specified by the TOLERANCE input, or PB RESET is forced low, or if there are no high-to-low transitions within the limits set by TD at STROBE, or during power-up.
6	RESET	Open Drain, Active Low Logic Output. The inverse of RESET.
7	STROBE	The STROBE input is used to monitor the activity of a microprocessor. If there are no high-to-low transitions within the time specified by TD, a reset is asserted.
8	V _{CC}	Power Supply Input +5 V.

CIRCUIT INFORMATION

PB RESET

The $\overline{\text{PB RESET}}$ input makes it possible to manually reset a system using either a standard push-button switch or a logic low input. An internal debounce circuit provides glitch immunity when used with a switch, reducing the effects of glitches on the line. The debounce circuit is guaranteed to cause the ADM1232A to assert a reset if $\overline{\text{PB RESET}}$ is brought low for more than 20 ms and is guaranteed to ignore low inputs of less than 1 ms.




Figure 4. Typical Push-Button Reset Application




Figure 5. $\overline{\text{PB RESET}}$

STROBE TIMEOUT SELECTION

TD or time delay set is used to set the strobe timeout period. The strobe timeout period is defined as being the maximum time between high-to-low transitions that $\overline{\text{STROBE}}$ accepts before a reset is asserted (see Figure 6). The strobe timeout settings are listed in Table 4.

Table 4. Strobe Timeout Settings

Condition	Min	Typ	Max	Unit
TD = 0 V	62.5	150	250	ms
TD = floating	250	600	1000	ms
TD = V _{CC}	500	1200	2000	ms




Figure 6. $\overline{\text{STROBE}}$ Parameters




Figure 7. Reset Output Delay

TOLERANCE

The TOLERANCE input is used to determine the level V_{CC} can vary below 5 V without the ADM1232A asserting a reset. Connecting TOLERANCE to ground selects a -5% tolerance level and causes the ADM1232A to generate a reset if V_{CC} falls below 4.75 V. If TOLERANCE is connected to V_{CC} , a -10% tolerance level is selected and causes the ADM1232A to generate a reset if V_{CC} falls below 4.5 V. Check the parameters for the V_{CC} trip point in the Specifications section for more information.

RESET AND $\overline{\text{RESET}}$ OUTPUTS

While $\overline{\text{RESET}}$ is capable of sourcing and sinking current, $\overline{\text{RESET}}$ is an open drain MOSFET which sinks current only. Therefore, it is necessary to pull $\overline{\text{RESET}}$ output high.

ADM1232A

NOTES