## Charge Pump Regulator for Color TFT Panels

## FEATURES

3 voltages ( $+5 \mathrm{~V},+15 \mathrm{~V},-15 \mathrm{~V}$ ) from a single 3 V supply
Power efficiency optimized for use with TFT in mobile
phones
Low quiescent current
Low shutdown current (<5 $\mu \mathrm{A}$ )
Shutdown function
Option to use external LDO

## APPLICATIONS

Hand-held instruments
TFT LCD panels
Cellular phones


The ADM8839 has a power save shutdown feature. The 5 V output consumes the most power, so power efficiency is also maximized on this output with an oscillator-enabling scheme (Green Idle ${ }^{m \mathrm{~m}}$ ). This effectively senses the load current that is flowing and turns on the charge pump only when charge needs to be delivered to the 5 V pump doubler output.

The ADM8839 is fabricated using CMOS technology for minimal power consumption. The part is packaged in a 20 -lead LFCSP (lead frame chip scale package).

Rev. C
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## ADM8839

## TABLE OF CONTENTS

Features1
Applications ..... 1
Functional Block Diagram ..... 1
General Description ..... 1
Revision History ..... 2
Specifications ..... 3
Timing Specifications ..... 3
Absolute Maximum Ratings .....  4
Thermal Characteristics .....  4
REVISION HISTORY
7/06—Rev. B to Rev. CUpdated FormatUniversal
Changes to Table 1 ..... 3
Changes to Table 5 .....  5
Changes to Ordering Guide ..... 10
Updated Outline Dimension ..... 10
ESD Caution .....  4
Pin Configuration and Function Descriptions .....  5
Typical Performance Characteristics. .....  6
Theory of Operation .....  8
Power Sequencing .....  8
Transient Response .....  8
Boosting the Current Drive of the $\pm 15$ V Supply .....  8
Outline Dimensions. ..... 10
Ordering Guide ..... 10
7/05—Rev. A to Rev. B
Updated Ordering Guide .....  3
2/03-Rev. 0 to Rev. A
Changed Specifications .....  2
Updated Outline Dimensions .....  8

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}(+40 \% /-10 \%) ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} ; \mathrm{C} 1, \mathrm{C} 5, \mathrm{C} 6, \mathrm{C} 7=2.2 \mu \mathrm{~F} ; \mathrm{C} 2, \mathrm{C} 3, \mathrm{C} 4, \mathrm{C} 8, \mathrm{C} 9=0.22 \mu \mathrm{~F}$; unless otherwise noted.
Table 1.

| Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT VOLTAGE, V ${ }_{\text {cc }}$ |  | 2.7 |  | 4.2 | V |
| SUPPLY CURRENT, Icc | Unloaded <br> Shutdown mode, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 250 | $\begin{aligned} & \hline 500 \\ & 5 \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| +5 V OUTPUT <br> Output Voltage <br> Output Current <br> Output Ripple <br> Transient Response | $\mathrm{I}_{\mathrm{L}}=10 \mu \mathrm{~A} \text { to } 20 \mathrm{~mA}$ <br> 8 mA load <br> I stepped from $10 \mu \mathrm{~A}$ to 8 mA | $4.9$ | $\begin{aligned} & 5.0 \\ & 5 \\ & 10 \\ & 5 \end{aligned}$ | $\begin{aligned} & 5.1 \\ & 20 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \\ & \mathrm{mV} \mathrm{p}-\mathrm{p} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| +15 V OUTPUT Output Voltage Output Current Output Ripple | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=1 \mu \mathrm{~A} \text { to } 150 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} \end{aligned}$ | $14.0$ | $\begin{aligned} & 15.0 \\ & 1 \\ & 50 \end{aligned}$ | $\begin{aligned} & 16.0 \\ & 150 \end{aligned}$ | V $\mu \mathrm{A}$ mV p-p |
| -15 V OUTPUT <br> Output Voltage Output Current Output Ripple | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=-1 \mu \mathrm{~A} \text { to }-150 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{L}}=-100 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & -16.0 \\ & -150 \end{aligned}$ | $\begin{aligned} & -15.0 \\ & -1 \\ & 50 \\ & \hline \end{aligned}$ | -14.0 | V <br> $\mu \mathrm{A}$ mV p-p |
| POWER EFFICIENCY | R5 Vout load $=5 \mathrm{~mA}, \pm 15 \mathrm{~V}$ load $= \pm 150 \mu \mathrm{~A}, \mathrm{~V} \mathrm{cc}=3.0 \mathrm{~V}$ |  | 82 |  | \% |
| CHARGE PUMP FREQUENCY |  | 60 | 100 | 140 | kHz |
| CONTROL PINS, $\overline{\text { SHDN }}$ Input Voltage, $\mathrm{V} \underset{\text { SHON }}{ }$ <br> Digital Input Current Digital Input Capacitance ${ }^{1}$ | $\begin{aligned} & \overline{\text { SHDN }} \text { low = shutdown mode } \\ & \overline{\text { SHDN }} \text { high = normal mode } \end{aligned}$ | $0.7 \times \mathrm{V}_{\text {cc }}$ |  | $\begin{aligned} & 0.3 \times \mathrm{V}_{\mathrm{cc}} \\ & \pm 1 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \\ & \hline \end{aligned}$ |
| LDO_ON/OFF Input Voltage <br> Digital Input Current Digital Input Capacitance ${ }^{1}$ | $\begin{aligned} & \text { Low }=\text { External LDO } \\ & \text { High }=\text { Internal LDO } \end{aligned}$ | $0.7 \times \mathrm{V}_{\text {cc }}$ |  | $\begin{aligned} & 0.3 \times V_{c c} \\ & \pm 1 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ |

${ }^{1}$ Guaranteed by design. Not $100 \%$ production tested.

## TIMING SPECIFICATIONS

$\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{C} 1, \mathrm{C} 5, \mathrm{C} 6, \mathrm{C} 7=2.2 \mu \mathrm{~F} ; \mathrm{C} 2, \mathrm{C} 3, \mathrm{C} 4, \mathrm{C} 8, \mathrm{C} 9=0.22 \mu \mathrm{~F}$.
Table 2.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| POWER-UP SEQUENCE |  |  |  |  |  |
| +5 V Rise Time, $\mathrm{t}_{\text {R5V }}$ | 10\% to 90\%, see Figure 14 |  | 250 |  | $\mu \mathrm{s}$ |
| +15 V Rise Time, $\mathrm{t}_{\text {R15V }}$ | 10\% to 90\%, see Figure 14 |  | 3 |  | ms |
| -15 V Fall Time, $\mathrm{t}_{\text {m } 15 \mathrm{~V}}$ | 90\% to 10\%, see Figure 14 |  | 3 |  | ms |
| Delay Between -15 V Fall and +15 V , tdelay | See Figure 14 |  | 600 |  | $\mu \mathrm{s}$ |
| POWER-DOWN SEQUENCE |  |  |  |  |  |
| +5V Fall Time, $\mathrm{t}_{\text {FsV }}$ | 90\% to 10\%, see Figure 14 |  | 35 |  | ms |
| +15 V Fall Time, $\mathrm{t}_{\text {F15V }}$ | 90\% to 10\%, see Figure 14 |  | 10 |  | ms |
| -15V Rise Time, $\mathrm{t}_{\text {RM } 15 \mathrm{~V}}$ | 10\% to 90\%, see Figure 14 |  | 20 |  | ms |

## ADM8839

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage | -0.3 V to +6.0 V |
| Input Voltage on Digital Inputs | -0.3 V to +6.0 V |
| Output Short-Circuit Duration to GND | 10 sec |
| Output Voltage |  |
| $\quad+5 \mathrm{~V}$ Output | 0 V to 7.0 V |
| -15 V Output | -17 V to +0.3 V |
| $\quad+15 \mathrm{~V}$ Output | -0.3 V to +17 V |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Power Dissipation | 50 mW |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| ESD | Class I |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL CHARACTERISTICS

$\theta_{\text {IA }}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.
Table 4. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| 20-Lead LFCSP_VQ | $31^{\circ} \mathrm{C}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | Vcc | Positive Supply Voltage Input. Connect this pin to the 3 V supply with a $2.2 \mu \mathrm{~F}$ decoupling capacitor. Must be electrically tied together with Pin 8 by a PCB trace. |
| 2 | VOUT | Voltage Doubler Output. This is derived by doubling the 3 V supply. A $2.2 \mu \mathrm{~F}$ capacitor to ground is required on this pin. |
| 3 | LDO_IN | Voltage Regulator Input. The user can bypass this circuit by using the LDO_ON/OFF pin. |
| 4 | +5VOUT | 5 V Output. This is derived by doubling and regulating the 3 V supply. $\mathrm{A} 2.2 \mu \mathrm{~F}$ capacitor to ground is required on this pin to stabilize the regulator. |
| 5 | +5VIN | 5 V Input. This is the input to the voltage tripler and inverter charge pump circuits. |
| 6 | LDO_ON/OFF | Control Logic Input. 3 V CMOS logic. A logic high selects the internal LDO for regulation of the 5 V voltage doubler output. A logic low isolates the internal LDO from the rest of the charge pump circuits. This allows the use of an external LDO to regulate the 5 V voltage doubler output. The output of this LDO is then fed back into the voltage tripler and inverter circuits of the ADM8839. |
| 7 | $\overline{\text { SHDN }}$ | Digital Input. 3 V CMOS logic. Active low shutdown control. This shuts down the timing generator and enables the discharge circuit to dissipate the charge on the voltage outputs, thus driving them to 0 V . |
| 8 | Vcc | Connect this pin to Vcc. Must be electrically tied with Pin 1 by a PCB trace. |
| 9 | GND | Connect this pin to GND. Must be electrically tied with Pin 18 by a PCB trace. |
| 10 | +15VOUT | 15 V Output. This is derived by tripling the 5 V regulated output. A $0.22 \mu \mathrm{~F}$ capacitor is required on this pin. |
| 11, 12 | C3-, C3+ | External Capacitor C3 is connected between these pins. A $0.22 \mu \mathrm{~F}$ capacitor is recommended. |
| 13, 14 | C2-, $\mathrm{C} 2+$ | External Capacitor C2 is connected between these pins. A $0.22 \mu \mathrm{~F}$ capacitor is recommended. |
| 15, 16 | C4 | External Capacitor C 4 is connected between these pins. A $0.22 \mu \mathrm{~F}$ capacitor is recommended. |
| 17 | -15VOUT | -15 V Output. This is derived by tripling and inverting the 5 V regulated output. $\mathrm{A} 0.22 \mu \mathrm{~F}$ capacitor is required on this pin. |
| 18 | GND | Device Ground. Must be electrically tied with Pin 9 by a PCB trace. |
| 19, 20 | C1-, C1+ | External Capacitor C 1 is connected between these pins. A $2.2 \mu \mathrm{~F}$ capacitor is recommended. |

## ADM8839

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 3. LDO O/P Voltage Variation over Temperature and Supply


Figure 4. LDO O/P Voltage vs. Load Current


Figure 5. +15 V/-15 V Power Efficiency vs. Load Current


Figure 6. LDO Power Efficiency vs. Load Current, $V_{c c}=3 \mathrm{~V}$


Figure 7. Supply Current vs. Supply Voltage


Figure 8. +15 V/-15 V Output Voltage vs. Load Current, Typical Configuration


Figure 9. +15 V and -15 V Outputs at Power-Up

Figure 10. Output Ripple on LDO (5 V Output)


Figure 11. 5 V Output Transient Response, Load Disconnected



Figure 12. Output Transient Response for Maximum Load Current


Figure 13. +15 V and -15 V Outputs at Power-Down

## ADM8839

## THEORY OF OPERATION

## POWER SEQUENCING

For the TFT panel to power up correctly, the gate drive supplies must be sequenced such that the -15 V supply is up before the +15 V supply. The ADM8839 controls this sequence. When the device is turned on (a logic high on SHDN), the ADM8839 allows the -15 V output to ramp immediately but holds off the +15 V output. It continues to do this until the negative output has reached -3 V . At this point, the positive output is enabled and allowed to ramp to +15 V . This sequence is highlighted in Figure 14.


The ADM8839 features extremely fast transient response, making it very suitable for fast image updates on TFT LCD panels. This means that even under changing load conditions, there is still very effective regulation of the 5 V output. Figure 11 and Figure 12 show how the 5 V output responds when a maximum load is dynamically connected and disconnected. Note that the output settles within $5 \mu \mathrm{~s}$ to less than $1 \%$ of the output level.

## BOOSTING THE CURRENT DRIVE OF THE $\pm 15$ V SUPPLY

The ADM8839 $\pm 15 \mathrm{~V}$ output can deliver $150 \mu \mathrm{~A}$ of current in the typical configuration, as shown in Figure 15. It is also possible to draw $100 \mu \mathrm{~A}$ from the +15 V output and $200 \mu \mathrm{~A}$ from the -15 V output, or vice versa. It is possible to draw a maximum of only $300 \mu \mathrm{~A}$ combined from the +15 V and the -15 V outputs at any time (see Figure 16). In this configuration, +5 VOUT (Pin 4 ) is connected to +5 VIN (Pin 5 ), as shown in the functional block diagram (see Figure 1).


Figure 15. Typical Configuration


Figure 16. +15 V/-15 V Output Voltage vs. Load Current, Typical Configuration

## ADM8839

It is possible to configure the ADM8839 to supply up to $400 \mu \mathrm{~A}$ on the $\pm 15 \mathrm{~V}$ outputs by changing its configuration slightly, as shown in Figure 17.


Figure 17. Current Boost Configuration

The configuration in Figure 17 can supply up to $400 \mu \mathrm{~A}$ of current on both the +15 V and the -15 V outputs. If the load on the $\pm 15 \mathrm{~V}$ does not draw any current, the voltage on the $\pm 15 \mathrm{~V}$ outputs can rise up to $\pm 16.5 \mathrm{~V}$ (see Figure 18). In this configuration, VOUT (Pin 2 ) is connected to +5 VIN (Pin 5).


Figure 18. $+15 \mathrm{~V} /-15 \mathrm{~V}$ Output Voltage vs. Load Current, Current Boost Configuration

## ADM8839

## OUTLINE DIMENSIONS



Figure 19. 20-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
4 mm $\times 4$ mm Body, Very Thin Quad
(CP-20-1)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model | Temperature Range | Ordering Quantity | Package Description | Package Option |
| :--- | :--- | :--- | :--- | :--- |
| ADM8839ACP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 75 | 20-Lead LFCSP_VQ | CP-20-1 |
| ADM8839ACP-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5,000 | 20-Lead LFCSP_VQ | CP-20-1 |
| ADM8839ACP-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1,500 | 20-Lead LFCSP_VQ | CP-20-1 |
| ADM8839ACPZ $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 75 | 20-Lead LFCSP_VQ | CP-20-1 |
| ADM8839ACPZ-REEL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5,000 | 20-Lead LFCSP_VQ | CP-20-1 |
| ADM8839ACPZ-REEL7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1,500 | 20-Lead LFCSP_VQ | CP-20-1 |
| EVAL-ADM8839EB |  |  | Evaluation Board |  |

${ }^{1} \mathrm{Z}=\mathrm{Pb}$-free part.

NOTES


ADM8839
NOTES

$\square$

