

FEATURES

Input voltage range: 2.3 V to 5.5 V Output voltage range: 1.2 V to 3.3 V **Output current: 150 mA** Low quiescent current $I_{GND} = 11 \,\mu A$ with 0 μA load $I_{GND} = 30 \ \mu A \ with 150 \ m A \ load$ Low shutdown current: <1 µA Low dropout voltage 90 mV @ 150 mA load **High PSRR** 70 dB @ 1 kHz at Vout = 1.2 V 70 dB @ 10 kHz at Vout = 1.2 V Low noise: 40 µV rms at Vout = 1.2 V No noise bypass capacitor required Output voltage accuracy: ±1% Stable with a small 1 µF ceramic output capacitor Current limit and thermal overload protection Logic controlled enable 5-lead TSOT package 4-ball 0.4 mm pitch WLCSP

APPLICATIONS

Mobile phones Digital cameras and audio devices Portable and battery-powered equipment Post dc-to-dc regulation Post regulation

GENERAL DESCRIPTION

The ADP121 is a quiescent current, low dropout, linear regulator that operates from 2.3 V to 5.5 V and provides up to 150 mA of output current. The low 135 mV dropout voltage at 150 mA load improves efficiency and allows operation over a wide input voltage range. The low 30 μ A of quiescent current at full load makes the ADP121 ideal for battery-operated portable equipment.

150 mA, Low Quiescent Current, CMOS Linear Regulator

ADP121

TYPICAL APPLICATION CIRCUITS




Figure 1. ADP121 TSOT with Fixed Output Voltage, 1.8 V




Figure 2. ADP121 WLCSP with Fixed Output Voltage, 1.8 V

The ADP121 is available in output voltages ranging from 1.2 V to 3.3 V. The parts are optimized for stable operation with small 1 μ F ceramic output capacitors. The ADP121 delivers good transient performance with minimal board area.

Short-circuit protection and thermal overload protection circuits prevent damage in adverse conditions. The ADP121 is available in a tiny 5-lead TSOT and 4-ball 0.4 mm pitch halide-free WLCSP packages and utilizes the smallest footprint solution to meet a variety of portable applications.

Rev. G

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

ADP121* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS

View a parametric search of comparable parts.

EVALUATION KITS

- ADP121 Evaluation Board
- ADSP-SC584 Evaluation Hardware for the ADSP-SC58x/ ADSP-2158x SHARC Family (349-ball CSPBGA)
- ADSP-SC589 Evaluation Hardware for the ADSP-SC58x/ ADSP-2158x SHARC Family (529-ball CSPBGA)

DOCUMENTATION

Application Notes

 AN-1072: How to Successfully Apply Low Dropout Regulators

Data Sheet

• ADP121: 150 mA, Low Quiescent Current, CMOS Linear Regulator Data Sheet

User Guides

• UG-052: RedyKit for the ADP121 LDO

TOOLS AND SIMULATIONS

- ADI Linear Regulator Design Tool and Parametric Search
- ADIsimPower[™] Voltage Regulator Design Tool

REFERENCE DESIGNS

- CN0164
- CN0185
- CN0187
- CN0190
- CN0280

DESIGN RESOURCES

- ADP121 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all ADP121 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK

Submit feedback for this data sheet.

TABLE OF CONTENTS

| Features 1 |
|---|
| Applications1 |
| Typical Application Circuits1 |
| General Description 1 |
| Revision History |
| Specifications |
| Recommended Specifications: Input and Output Capacitors 4 |
| Absolute Maximum Ratings 5 |
| Thermal Data 5 |
| Thermal Resistance |
| ESD Caution |
| Pin Configurations and Function Descriptions |

REVISION HISTORY

| 8/12—Rev. F to Rev. G |
|---|
| Change to Ordering Guide19 |
| 7/12—Rev. E to Rev. F |
| Updated Outline Dimensions |
| 8/11—Rev. D to Rev. E |
| Changes to Figure 22 |
| 1/10—Rev. C to Rev. D |
| Changes to Ordering Guide 19 |
| 11/09—Rev. B to Rev. C |
| Changes to Figure 1, Figure 2, and General Description Section |

| 7 |
|---|
| 1 |
| 2 |
| 2 |
| 3 |
| 3 |
| 4 |
| 4 |
| 7 |
| 8 |
| 9 |
| |

| Changes to Table 35 Changes to Figure 46 Caption and Figure 47 Caption | 7 |
|---|------------------|
| 9/09—Rev. A to Rev. B | |
| Updated Outline Dimensions | |
| 3/09—Rev. 0 to Rev. A | |
| Changes to Features and General Description Sections1Changes to Input and Output Capacitor Parameter4Changes to Figure 17 to Figure 205Changes to Figure 4917Added Figure 5017Changes to Ordering Guide19 | 1 9 7 7 |
| | |

7/08—Revision 0: Initial Version

SPECIFICATIONS

 $V_{IN} = (V_{OUT} + 0.5 \text{ V}) \text{ or } 2.3 \text{ V}$, whichever is greater; $EN = V_{IN}$; $I_{OUT} = 10 \text{ mA}$; $C_{IN} = C_{OUT} = 1 \mu\text{F}$; $T_A = 25^{\circ}\text{C}$, unless otherwise noted.

Table 1.

| Parameter | Symbol | Conditions | Min | Тур | Max | Unit |
|--------------------------------------|-----------------------------------|--|-------|-------|-------|-------|
| INPUT VOLTAGE RANGE | V _{IN} | $T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$ | 2.3 | | 5.5 | V |
| OPERATING SUPPLY CURRENT | | $I_{OUT} = 0 \ \mu A$ | | 11 | | μΑ |
| | | $I_{OUT} = 0 \ \mu A, T_J = -40^{\circ}C \text{ to } +125^{\circ}C$ | | | 21 | μΑ |
| | | $I_{OUT} = 10 \text{ mA}$ | | 15 | | μΑ |
| | | $I_{out} = 10 \text{ mA}, T_{J} = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$ | | | 29 | μΑ |
| | | $I_{OUT} = 150 \text{ mA}$ | | 30 | | μA |
| | | $I_{OUT} = 150 \text{ mA}, T_J = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$ | | | 40 | μA |
| SHUTDOWN CURRENT | I _{GND-SD} | EN = GND | | 0.1 | | μA |
| | | $EN = GND, T_1 = -40^{\circ}C \text{ to } +125^{\circ}C$ | | | 1.5 | μA |
| FIXED OUTPUT VOLTAGE ACCURACY | V _{OUT} | $I_{OUT} = 10 \text{ mA}$ | -1 | | +1 | % |
| | 001 | $100 \ \mu A < I_{OUT} < 150 \ mA,$ $V_{IN} = (V_{OUT} + 0.5 \ V) \ to \ 5.5 \ V$ | -2 | | +2 | % |
| | | 100 μA < I_{OUT} < 150 mA, $V_{IN} = (V_{OUT} + 0.5 V)$ to 5.5 V $T_J = -40^{\circ}$ C to +125°C | -3 | | +3 | % |
| REGULATION | | | | | | |
| Line Regulation | $\Delta V_{OUT} / \Delta V_{IN}$ | $V_{IN} = (V_{OUT} + 0.5 V)$ to 5.5 V, $I_{OUT} = 1 mA$ $T_{J} = -40^{\circ}C$ to $+125^{\circ}C$ | -0.03 | | +0.03 | %/V |
| Load Regulation ¹ | $\Delta V_{OUT} / \Delta I_{OUT}$ | $I_{OUT} = 1 \text{ mA to } 150 \text{ mA}$ | | 0.001 | | %/m/ |
| | | $I_{OUT} = 1 \text{ mA to } 150 \text{ mA}$ $T_J = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$ | | | 0.005 | %/m/ |
| DROPOUT VOLTAGE ² | V _{DROPOUT} | $V_{OUT} = 3.3 V$ | | | | |
| TSOT | | $I_{OUT} = 10 \text{ mA}$ | | 8 | | mV |
| | | $I_{OUT} = 10 \text{ mA}, T_1 = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$ | | | 12 | mV |
| | | $I_{OUT} = 150 \text{ mA}$ | | 120 | | mV |
| | | $I_{OUT} = 150 \text{ mA}, T_J = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$ | | | 180 | mV |
| WLCSP | | $I_{OUT} = 10 \text{ mA}$ | | 6 | | mV |
| | | $I_{out} = 10 \text{ mA}, T_{J} = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$ | | | 9 | mV |
| | | $I_{OUT} = 150 \text{ mA}$ | | 90 | | mV |
| | | $I_{OUT} = 150 \text{ mA}, T_J = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$ | | | 135 | mV |
| START-UP TIME ³ | T _{START-UP} | V _{OUT} = 3.3 V | | 120 | | μs |
| CURRENT-LIMIT THRESHOLD ⁴ | I _{LIMIT} | | 160 | 225 | 350 | mA |
| THERMAL SHUTDOWN | | | | | | |
| Thermal Shutdown Threshold | TS _{sd} | T ₁ rising | | 150 | | °C |
| Thermal Shutdown Hysteresis | TS _{SD-HYS} | | | 15 | | °C |
| EN INPUT | | | | | | |
| EN Input Logic High | VIH | $2.3 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$ | 1.2 | | | V |
| EN Input Logic Low | V | $2.3 V \le V_{\rm IN} \le 5.5 V$ | | | 0.4 | V |
| EN Input Leakage Current | | EN = VIN or GND | | 0.05 | | μA |
| | LEANAGE | $EN = VIN \text{ or } GND, T_1 = -40^{\circ}C \text{ to } +125^{\circ}C$ | | | 1 | |
| UNDERVOLTAGE LOCKOUT | UVLO | | 1 | | | |
| Input Voltage Rising | UVLO _{RISE} | | | | 2.25 | V |
| Input Voltage Falling | | | 1.5 | | - | V |
| Hysteresis | | | | 120 | | mV |
| OUTPUT NOISE | OUT _{NOISE} | 10 Hz to 100 kHz, $V_{IN} = 5 V$, $V_{OUT} = 3.3 V$ | | 65 | | μV rm |
| | · NOISE | $10 \text{ Hz to } 100 \text{ kHz}, V_{\text{IN}} = 5 \text{ V}, V_{\text{OUT}} = 2.5 \text{ V}$ | | 52 | | μV rm |
| | | 10 Hz to 100 kHz, $V_{IN} = 5 V$, $V_{OUT} = 2.5 V$ 10 Hz to 100 kHz, $V_{IN} = 5 V$, $V_{OUT} = 1.2 V$ | | 40 | | μVrm |

| Parameter | Symbol | Conditions | Min | Тур | Max | Unit |
|------------------------------|--------|--|-----|-----|-----|------|
| POWER SUPPLY REJECTION RATIO | PSRR | 10 kHz, $V_{IN} = 5 V$, $V_{OUT} = 3.3 V$ | | 60 | | dB |
| | | 10 kHz, $V_{IN} = 5 V$, $V_{OUT} = 2.5 V$ | | 66 | | dB |
| | | 10 kHz, $V_{IN} = 5 V$, $V_{OUT} = 1.2 V$ | | 70 | | dB |

¹ Based on an end-point calculation using 1 mA and 100 mA loads. See Figure 6 for typical load regulation performance for loads less than 1 mA.

² Dropout voltage is defined as the input-to-output voltage differential when the input voltage is set to the nominal output voltage. This applies only for output voltages above 2.3 V.

³ Start-up time is defined as the time between the rising edge of EN to VOUT being at 90% of its nominal value.

⁴ Current-limit threshold is defined as the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit for a 3.0 V output voltage is defined as the current that causes the output voltage to drop to 90% of 3.0 V, or 2.7 V.

RECOMMENDED SPECIFICATIONS: INPUT AND OUTPUT CAPACITORS

Table 2.

| Parameter | Symbol | Conditions | Min | Тур | Max | Unit |
|---|------------------|--|-------|-----|-----|------|
| INPUT AND OUTPUT CAPACITOR ¹ | | | | | | |
| Minimum Input and Output Capacitance | C _{MIN} | $T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$ | 0.70 | | | μF |
| Capacitor ESR | R _{ESR} | $T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$ | 0.001 | | 1 | Ω |

¹ The minimum input and output capacitance should be greater than 0.70 μF over the full range of operating conditions. The full range of operating conditions in the application must be considered during device selection to ensure that the minimum capacitance specification is met. X7R and X5R type capacitors are recommended; Y5V and Z5U capacitors are not recommended for use with any LDO.

ABSOLUTE MAXIMUM RATINGS

Table 3.

| Table J. | |
|--------------------------------------|------------------|
| Parameter | Rating |
| VIN to GND | –0.3 V to +6.5 V |
| VOUT to GND | –0.3 V to VIN |
| EN to GND | –0.3 V to +6.5 V |
| Storage Temperature Range | –65°C to +150°C |
| Operating Junction Temperature Range | -40°C to +125°C |
| Soldering Conditions | JEDEC J-STD-020 |
| | |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL DATA

Absolute maximum ratings apply individually only, not in combination. The ADP121 can be damaged when the junction temperature limits are exceeded. Monitoring the ambient temperature does not guarantee that the junction temperature (T_j) is within the specified temperature limits. In applications with high power dissipation and poor thermal resistance, the maximum ambient temperature may have to be derated.

In applications with moderate power dissipation and low PCB thermal resistance, the maximum ambient temperature can exceed the maximum limit as long as the junction temperature is within specification limits. T_J of the device is dependent on the ambient temperature (T_A), the power dissipation of the device (P_D), and the junction-to-ambient thermal resistance of the package (θ_{JA}). T_J is calculated from T_A and P_D using the following formula:

$$T_J = T_A + (P_D \times \theta_{JA})$$

Junction-to-ambient thermal resistance, θ_{JA} , is based on modeling and calculation using a four-layer board. The junction-to-ambient thermal resistance is highly dependent on the application and board layout. In applications where high maximum power dissipation exists, close attention to thermal board design is required. The value of θ_{JA} may vary, depending on PCB material, layout, and environmental conditions. The specified values of θ_{JA} are based on a 4-layer, 4" × 3", circuit board. Refer to JESD 51-7 and JESD 51-9 for detailed information on the board construction. For additional information, see AN-617 Application Note, *MicroCSP*TM *Wafer Level Chip Scale Package*.

$$\begin{split} \Psi_{JB} & \text{is the junction-to-board thermal characterization parameter} \\ \text{measured in }^{\circ}\text{C/W}. \Psi_{JB} & \text{is based on modeling and calculation} \\ \text{using a four-layer board. The JESD51-12$$
Guidelines for Reporting and Using Package Thermal Information $states that thermal characterization parameters are not the same as thermal resistances. <math>\Psi_{JB}$ measures the component power flowing through multiple thermal paths rather than a single path as in thermal resistance, θ_{JB} . Therefore, Ψ_{JB} thermal paths include convection from the top of the package as well as radiation from the package, factors that make Ψ_{JB} more useful in real-world applications. Maximum T_J is calculated from the board temperature (T_B) and P_D using the following formula:

$$T_J = T_B + (P_D \times \Psi_{JB})$$

Refer to JESD51-8 and JESD51-12 for more detailed information about $\Psi_{\rm IB}$

THERMAL RESISTANCE

 $\theta_{_{JA}}$ and $\Psi_{_{JB}}$ are specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

| Table 4. | Thermal | Resistance |
|----------|---------|------------|
|----------|---------|------------|


| Package Type | θ _{JA} | Ψ_{JB} | Unit |
|---------------------------|-----------------|-------------|------|
| 5-Lead TSOT | 170 | 43 | °C/W |
| 4-Ball 0.4 mm Pitch WLCSP | 260 | 58 | °C/W |

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS






Figure 4. 4-Ball WLCSP Pin Configuration

Table 5. Pin Function Descriptions

| Piı | n No. | | |
|------|-------|----------|---|
| TSOT | WLCSP | Mnemonic | Description |
| 1 | A1 | VIN | Regulator Input Supply. Bypass VIN to GND with a 1 μ F or larger capacitor. |
| 2 | B2 | GND | Ground. |
| 3 | B1 | EN | Enable Input. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. For automatic startup, connect EN to VIN. |
| 4 | N/A | NC | No Connect. Not connected internally. |
| 5 | A2 | VOUT | Regulated Output Voltage. Bypass VOUT to GND with a 1 μ F or greater capacitor. |

TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN} = 2.3 V, V_{OUT} = 1.8 V, I_{OUT} = 10 mA, C_{IN} = C_{OUT} = 1 μ F, T_A = 25°C, unless otherwise noted.








Figure 5. Output Voltage vs. Junction Temperature

















Figure 10. Ground Current vs. Input Voltage




Figure 11. Shutdown Current vs. Temperature at Various Input Voltages




Figure 12. Dropout Voltage vs. Load Current, TSOT




Figure 13. Output Voltage vs. Input Voltage (In Dropout), TSOT




Figure 14. Dropout Voltage vs. Load Current, WLCSP




Figure 15. Output Voltage vs. Input Voltage (In Dropout), WLCSP





Figure 16. Ground Current vs. Input Voltage (In Dropout)

PSRR (dB)

V_{RIPPLE} = 50mV -10 V_{IN} = 5V V_{OUT} = 1.2V -20 $C_{OUT} = 1 \mu F$ 150mA -30 100mA 10mA -40 1mA 100µA -50 0μΑ 1111 -60 -70 ┯╫ -80 -90 -100 10 100 1k 10k 100k 1M 10M 6901-01 FREQUENCY (Hz)

Figure 17. Power Supply Rejection Ratio vs. Frequency








Figure 19. Power Supply Rejection Ratio vs. Frequency




Figure 20. Power Supply Rejection Ratio vs. Frequency at Various Output Voltages and Load Currents




Figure 21. Output Noise Spectrum, $V_{IN} = 5 V$, $I_{LOAD} = 10 \text{ mA}$, $C_{OUT} = 1 \mu F$





Figure 22. Output Noise vs. Load Current and Output Voltage, $V_{IN} = 5 V$, $C_{OUT} = 1 \mu F$






Figure 24. Load Transient Response, $C_{IN} = C_{OUT} = 4.7 \, \mu F$




Figure 25. Line Transient Response, Load Current = 150 mA





Figure 26. Line Transient Response, Load Current = 1 mA

THEORY OF OPERATION

The ADP121 is a low quiescent current, low dropout linear regulator that operates from 2.3 V to 5.5 V and provides up to 150 mA of output current. Drawing a low 30 μ A quiescent current (typical) at full load makes the ADP121 ideal for battery-operated portable equipment. Shutdown current consumption is typically 100 nA.

Optimized for use with small 1 μ F ceramic capacitors, the ADP121 provides excellent transient performance.




Internally, the ADP121 consists of a reference, an error amplifier, a feedback voltage divider, and a PMOS pass transistor. Output current is delivered via the PMOS pass device, which is controlled by the error amplifier. The error amplifier compares the reference voltage with the feedback voltage from the output and amplifies the difference. If the feedback voltage is lower than the reference voltage, the gate of the PMOS device is pulled lower, allowing more current to flow and increasing the output voltage. If the feedback voltage is higher than the reference voltage of the PMOS device is pulled lower, allowing more current to flow and increasing the output voltage, the gate of the PMOS device is pulled higher, allowing less current to flow and decreasing the output voltage.

The ADP121 is available in output voltages ranging from 1.2 V to 3.3 V. The ADP121 uses the EN pin to enable and disable the VOUT pin under normal operating conditions. When EN is high, VOUT turns on; when EN is low, VOUT turns off. For automatic startup, EN can be tied to VIN.

APPLICATIONS INFORMATION CAPACITOR SELECTION

Output Capacitor

The ADP121 is designed for operation with small, space-saving ceramic capacitors, but functions with most commonly used capacitors as long as care is taken with the effective series resistance (ESR) value. The ESR of the output capacitor affects stability of the LDO control loop. A minimum of 0.70 μ F capacitance with an ESR of 1 Ω or less is recommended to ensure stability of the ADP121. The transient response to changes in the load current is also affected by output capacitance. Using a larger value of output capacitance improves the transient response of the ADP121 to large changes in the load current. Figure 28 and Figure 29 show the transient responses for output capacitance values of 1 μ F and 4.7 μ F, respectively.



Input Bypass Capacitor

Connecting a 1 μF capacitor from VIN to GND reduces the circuit sensitivity to the PCB layout, especially when long input traces or high source impedance is encountered. If output capacitance greater than 1 μF is required, the input capacitor should be increased to match it.

Input and Output Capacitor Properties

Any good quality ceramic capacitor can be used with the ADP121, as long as it meets the minimum capacitance and maximum ESR requirements. Ceramic capacitors are manufactured with a variety of dielectrics, each with a different behavior over temperature and applied voltage. Capacitors must have an adequate dielectric to ensure the minimum capacitance over the necessary temperature range and dc bias conditions. X5R or X7R dielectrics with a voltage rating of 6.3 V or 10 V are recomm ended. Y5V and Z5U dielectrics are not recommended, due to their poor temperature and dc bias characteristics.

Figure 30 depicts the capacitance vs. voltage bias characteristic of an 0402 1 μ F, 10 V, X5R capacitor. The voltage stability of a capacitor is strongly influenced by the capacitor size and voltage rating. In general, a capacitor in a larger package or higher voltage rating exhibits better stability. The temperature variation of the X5R dielectric is about ±15% over the -40°C to +85°C temperature range and is not a function of package or voltage rating.




Figure 30. Capacitance vs. Voltage Bias Characteristic

Equation 1 can be used to determine the worst-case capacitance accounting for capacitor variation over temperature, component tolerance, and voltage.

$$C_{EFF} = C_{BIAS} \times (1 - TEMPCO) \times (1 - TOL)$$
(1)

where:

C_{BIAS} is the effective capacitance at the operating voltage. *TEMPCO* is the worst-case capacitor temperature coefficient. *TOL* is the worst-case component tolerance.

In this example, TEMPCO over -40° C to $+85^{\circ}$ C is assumed to be 15% for an X5R dielectric. TOL is assumed to be 10%, and C_{BIAS} is 0.94 µF at 1.8 V from the graph in Figure 30.

Substituting these values in Equation 1 yields

 $C_{EFF} = 0.94 \ \mu\text{F} \times (1 - 0.15) \times (1 - 0.1) = 0.719 \ \mu\text{F}$

Therefore, the capacitor chosen in this example meets the minimum capacitance requirement of the LDO over temperature and tolerance at the chosen output voltage.

To guarantee the performance of the ADP121, it is imperative that the effects of dc bias, temperature, and tolerances on the behavior of the capacitors are evaluated for each application.

UNDERVOLTAGE LOCKOUT

The ADP121 has an internal undervoltage lockout circuit that disables all inputs and the output when the input voltage is less than approximately 2.2 V. This ensures that the inputs of the ADP121 and the output behave in a predictable manner during power-up.

ENABLE FEATURE

The ADP121 uses the EN pin to enable and disable the VOUT pin under normal operating conditions. Figure 31 shows a rising voltage on EN crossing the active threshold, and then VOUT turns on. When a falling voltage on EN crosses the inactive threshold, VOUT turns off.




Figure 31. ADP121 Typical EN Pin Operation

As shown in Figure 31, the EN pin has built in hysteresis. This prevents on/off oscillations that may occur due to noise on the EN pin as it passes through the threshold points.

The active/inactive thresholds of the EN pin are derived from the VIN voltage. Therefore, these thresholds vary with changing input voltage. Figure 32 shows typical EN active/inactive thresholds when the input voltage varies from 2.3 V to 5.5 V.





Figure 32. Typical EN Pin Thresholds vs. Input Voltage

The ADP121 utilizes an internal soft start to limit the inrush current when the output is enabled. The start-up time for the 1.8 V option is approximately 120 μ s from the time the EN active threshold is crossed to when the output reaches 90% of its final value. The start-up time is somewhat dependant on the output voltage setting and increases slightly as the output voltage increases.



CURRENT LIMIT AND THERMAL OVERLOAD PROTECTION

The ADP121 is protected against damage due to excessive power dissipation by current and thermal overload protection circuits. The ADP121 is designed to current limit when the output load reaches 225 mA (typical). When the output load exceeds 225 mA, the output voltage is reduced to maintain a constant current limit.

Thermal overload protection is built-in, which limits the junction temperature to a maximum of 150°C (typical). Under extreme conditions (that is, high ambient temperature and power dissipation) when the junction temperature starts to rise above 150°C, the output is turned off, reducing the output current to zero. When the junction temperature drops below 135°C, the output is turned on again and output current is restored to its nominal value.

Consider the case where a hard short from VOUT to GND occurs. At first, the ADP121 current limits, so that only 225 mA is conducted into the short. If self-heating of the junction is great enough to cause its temperature to rise above 150°C, thermal shutdown activates turning off the output and reducing the output current to zero. As the junction temperature cools and drops below 135°C, the output turns on and conducts 225 mA into the short, again causing the junction temperature to rise above 150°C. This thermal oscillation between 135°C and 150°C causes a current oscillation between 225 mA and 0 mA that continues as long as the short remains at the output.

Current and thermal limit protections are intended to protect the device against accidental overload conditions. For reliable operation, device power dissipation must be externally limited so junction temperatures do not exceed 125°C.

THERMAL CONSIDERATIONS

In most applications, the ADP121 does not dissipate a lot of heat due to high efficiency. However, in applications with a high ambient temperature and high supply voltage to an output voltage differential, the heat dissipated in the package is large enough that it can cause the junction temperature of the die to exceed the maximum junction temperature of 125°C.

When the junction temperature exceeds 150°C, the converter enters thermal shutdown. It recovers only after the junction temperature has decreased below 135°C to prevent any permanent damage. Therefore, thermal analysis for the chosen application is very important to guarantee reliable performance over all conditions. The junction temperature of the die is the sum of the ambient temperature of the environment and the temperature rise of the package due to the power dissipation, as shown in Equation 2.

To guarantee reliable operation, the junction temperature of the ADP121 must not exceed 125°C. To ensure that the junction temperature stays below this maximum value, the user needs to be aware of the parameters that contribute to junction temperature changes. These parameters include ambient temperature, power

dissipation in the power device, and thermal resistances between the junction-and-ambient air (θ_{JA}). The θ_{JA} number is dependent on the package assembly compounds used and the amount of copper to which the GND pins of the package are soldered on the PCB. Table 6 shows typical θ_{JA} values for various PCB copper sizes and Table 7 shows the typical Ψ_{JB} values for the ADP121.

Table 6. Typical θ_{IA} Values

| Copper Size (mm ²) | TSOT (°C/W) | WLCSP (°C/W) |
|--------------------------------|-------------|--------------|
| 0 ¹ | 170 | 260 |
| 50 | 152 | 159 |
| 100 | 146 | 157 |
| 300 | 134 | 153 |
| 500 | 131 | 151 |

¹ Device soldered to minimum size pin traces.

Table 7. Typical Ψ_{IB} Values

| TSOT (°C/W) | WLCSP (°C/W) |
|-------------|--------------|
| 42.8 | 58.4 |

The junction temperature of the ADP121 can be calculated from the following equation:

$$T_J = T_A + (P_D \times \theta_{JA}) \tag{2}$$

where:

 T_A is the ambient temperature.

 P_D is the power dissipation in the die, given by

$$P_D = [(V_{IN} - V_{OUT}) \times I_{LOAD}] + (V_{IN} \times I_{GND})$$
(3)

where:

 I_{LOAD} is the load current.

 I_{GND} is the ground current.

 V_{IN} and V_{OUT} are input and output voltages, respectively.

Power dissipation due to ground current is quite small and can be ignored. Therefore, the junction temperature equation simplifies to

$$T_I = T_A + \{ [(V_{IN} - V_{OUT}) \times I_{LOAD}] \times \theta_{IA} \}$$
(4)

As shown in Equation 4, for a given ambient temperature, input-to-output voltage differential, and continuous load current, there exists a minimum copper size requirement for the PCB to ensure that the junction temperature does not rise above 125°C. Figure 34 to Figure 47 show junction temperature calculations for different ambient temperatures, load currents, V_{IN} -to- V_{OUT} differentials, and areas of PCB copper.

In cases where the board temperature is known, the thermal characterization parameter, Ψ_{JB} , can be used to estimate the junction temperature rise. T_J is calculated from T_B and P_D using the formula

$$T_{\rm J} = T_{\rm B} + (P_{\rm D} \times \Psi_{\rm JB}) \tag{5}$$

140 MAX JUNCTION TEMPERATURE 120 I_{LOAD} = 1mA I_{LOAD} = 10mA JUNCTION TEMPERATURE, T_J (°C) $I_{LOAD} = 25mA$ $I_{LOAD} = 50mA$ 100 ILOAD = 75mA $I_{LOAD} = 100 \text{mA}$ $I_{LOAD} = 150 \text{mA}$ 80 60 40 20 0 028 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 6901 $V_{IN} - V_{OUT} (V)$

Figure 34. TSOT, 500 mm² of PCB Copper, $T_A = 25^{\circ}C$





Figure 35. TSOT, 100 mm² of PCB Copper, $T_A = 25^{\circ}C$










Figure 37. TSOT, 500 mm² of PCB Copper, $T_A = 50^{\circ}$ C












Figure 46. TSOT, 100 mm² of PCB Copper, Board Temperature = 85° C




Figure 47. WLCSP, 100 mm² of PCB Copper, Board Temperature = 85° C

PCB LAYOUT CONSIDERATIONS

Heat dissipation from the package can be improved by increasing the amount of copper attached to the pins of the ADP121. However, as can be seen from Table 6 and Table 7, a point of diminishing returns is eventually reached, beyond which an increase in the copper size does not yield significant heat dissipation benefits.

Place the input capacitor as close as possible to the VIN and GND pins. Place the output capacitor as close as possible to the VOUT and GND pins. Use 0402 or 0603 size capacitors and resistors to achieve the smallest possible footprint solution on boards where area is limited.




Figure 48. Example of TSOT PCB Layout

GND




Figure 49. Example of WLCSP PCB Layout—Top Side





Figure 50. Example of WLCSP PCB Layout—Bottom Side

Rev. G | Page 17 of 20

ADP121

GND

OUTLINE DIMENSIONS



ORDERING GUIDE

| Model ¹ | Temperature Range | Output Voltage (V) ² | Package Description | Package Option ³ | Branding |
|--------------------|----------------------|------------------------------------|--|--------------------------------|----------|
| ADP121-AUJZ12R7 | -40°C to +125°C | 1.2 | 5-Lead TSOT | UJ-5 | LC0 |
| ADP121-AUJZ15R7 | -40°C to +125°C | 1.5 | 5-Lead TSOT | UJ-5 | LC1 |
| ADP121-AUJZ18R7 | -40°C to +125°C | 1.8 | 5-Lead TSOT | UJ-5 | LC7 |
| ADP121-AUJZ20R7 | -40°C to +125°C | 2.0 | 5-Lead TSOT | UJ-5 | LC9 |
| ADP121-AUJZ25R7 | -40°C to +125°C | 2.5 | 5-Lead TSOT | UJ-5 | LCA |
| ADP121-AUJZ28R7 | -40°C to +125°C | 2.8 | 5-Lead TSOT | UJ-5 | LA3 |
| ADP121-AUJZ30R7 | -40°C to +125°C | 3.0 | 5-Lead TSOT | UJ-5 | LA4 |
| ADP121-AUJZ33R7 | -40°C to +125°C | 3.3 | 5-Lead TSOT | UJ-5 | LA5 |
| ADP121-ACBZ12R7 | –40°C to +125°C | 1.2 | 4-Ball WLCSP | CB-4-2 | LC0 |
| ADP121-ACBZ15R7 | -40°C to +125°C | 1.5 | 4-Ball WLCSP | CB-4-2 | LC1 |
| ADP121-ACBZ165R7 | –40°C to +125°C | 1.65 | 4-Ball WLCSP | CB-4-2 | LC4 |
| ADP121-ACBZ18R7 | -40°C to +125°C | 1.8 | 4-Ball WLCSP | CB-4-2 | LC7 |
| ADP121-ACBZ188R7 | –40°C to +125°C | 1.875 | 4-Ball WLCSP | CB-4-2 | LC8 |
| ADP121-ACBZ20R7 | -40°C to +125°C | 2.0 | 4-Ball WLCSP | CB-4-2 | LC9 |
| ADP121-ACBZ25R7 | -40°C to +125°C | 2.5 | 4-Ball WLCSP | CB-4-2 | LCA |
| ADP121-ACBZ28R7 | -40°C to +125°C | 2.8 | 4-Ball WLCSP | CB-4-2 | LCD |
| ADP121-ACBZ30R7 | -40°C to +125°C | 3.0 | 4-Ball WLCSP | CB-4-2 | LCF |
| ADP121-ACBZ33R7 | -40°C to +125°C | 3.3 | 4-Ball WLCSP | CB-4-2 | LCG |
| ADP121CB-1.2-EVALZ | | 1.2 | ADP121 1.2 V Output Evaluation Board | | |
| ADP121CB-1.5-EVALZ | | 1.5 | ADP121 1.5 V Output Evaluation Board | | |
| ADP121CB-1.8-EVALZ | | 1.8 | ADP121-1 1.8 V Output Evaluation Board | | |
| ADP121CB-2.0-EVALZ | | 2.0 | ADP121-1 2.0 V Output Evaluation Board | | |
| ADP121CB-2.5-EVALZ | | 2.5 | ADP121-1 2.5 V Output Evaluation Board | | |
| ADP121CB-2.8-EVALZ | | 2.8 | ADP121-1 2.8 V Output Evaluation Board | | |
| ADP121CB-3.0-EVALZ | | 3.0 | ADP121-1 3.0 V Output Evaluation Board | | |
| ADP121CB-3.3-EVALZ | | 3.3 | ADP121-1 3.3 V Output Evaluation Board | | |
| ADP121UJZ-REDYKIT | | | Evaluation Board Kit | | |

¹ Z = RoHS Compliant Part.
 ² For additional voltage options, contact your local Analog Devices, Inc., sales or distribution representative.
 ³ The WLCSP package option is halide free.

NOTES



www.analog.com

©2008–2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06901-0-8/12(G)