

# Commercial Grade SHARC DSP Microcomputer

### ADSP-21061/ADSP-21061L

#### **SUMMARY**

High performance signal processor for communications, graphics, and imaging applications

**Super Harvard Architecture** 

Four independent buses for dual data fetch, instruction fetch, and nonintrusive I/O

32-bit IEEE floating-point computation units—multiplier, ALU, and shifter

Dual-ported on-chip SRAM and integrated I/O peripherals—a complete system-on-a-chip

**Integrated multiprocessing features** 

#### **KEY FEATURES—PROCESSOR CORE**

50 MIPS, 20 ns instruction rate, single-cycle instruction execution

120 MFLOPS peak, 80 MFLOPS sustained performance

Dual data address generators with modulo and bit-reverse addressing

Efficient program sequencing with zero-overhead looping: single-cycle loop setup

IEEE JTAG Standard 1149.1 test access port and on-chip emulation

32-bit single-precision and 40-bit extended-precision IEEE floating-point data formats or 32-bit fixed-point data format

240-lead MQFP package, thermally enhanced MQFP, 225-ball plastic ball grid array (PBGA)

Lead (Pb) free packages. For more information, see Ordering Guide on Page 52.




Figure 1. Functional Block Diagram

SHARC and the SHARC logo are registered trademarks of Analog Devices, Inc.

Rev. D Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

### **TABLE OF CONTENTS**

Summary	1
Key Features—Processor Core	1
General Description	3
SHARC Family Core Architecture	3
Memory and I/O Interface Features	4
Porting Code From the ADSP-21060 or ADSP-21062	7
Development Tools	7
Additional Information	8
Related Signal Chains	8
Pin Function Descriptions	9
Target Board Connector For EZ-ICE Probe	12
ADSP-21061 Specifications	14
Operating Conditions (5 V)	14
Electrical Characteristics (5 V)	14
Internal Power Dissipation (5 V)	15
External Power Dissipation (5 V)	16

ADSP-21061L Specifications
Operating Conditions (3.3 V)
Electrical Characteristics (3.3 V)
Internal Power Dissipation (3.3 V)
External Power Dissipation (3.3 V)
Absolute Maximum Ratings
ESD Caution
Package Marking Information
Timing Specifications
Test Conditions
Environmental Conditions
225-Ball PBGA Pin Configurations
240-Lead MQFP Pin Configurations
Outline Dimensions
Surface-Mount Design
Ordering Guide

### **REVISION HISTORY**

### 5/13—Rev C to Rev D

Updated Development Tools
Added Related Signal Chains8
Removed the ADSP-21061LAS-176, ADSP-21061LKS-160, and
ADSP-21061LKS-176 models from Ordering Guide 52

### **GENERAL NOTE**

This data sheet represents production released specifications for the ADSP-21061 (5 V) and ADSP-21061L (3.3 V) processors for 33 MHz, 40 MHz, 44 MHz, and 50 MHz speed grades. The product name "ADSP-21061" is used throughout this data sheet to represent all devices, except where expressly noted.

### **GENERAL DESCRIPTION**

The ADSP-21061 SHARC—Super Harvard Architecture Computer—is a signal processing microcomputer that offers new capabilities and levels of performance. The ADSP-21061 SHARC is a 32-bit processor optimized for high performance DSP applications. The ADSP-21061 builds on the ADSP-21000 DSP core to form a complete system-on-a-chip, adding a dual-ported on-chip SRAM and integrated I/O peripherals supported by a dedicated I/O bus.

Fabricated in a high speed, low power CMOS process, the ADSP-21061 has a 20 ns instruction cycle time and operates at 50 MIPS. With its on-chip instruction cache, the processor can execute every instruction in a single cycle. Table 1 shows performance benchmarks for the ADSP-21061/ADSP-21061L.

The ADSP-21061 SHARC represents a new standard of integration for signal computers, combining a high performance floating-point DSP core with integrated, on-chip system features including 1M bit SRAM memory, a host processor interface, a DMA controller, serial ports, and parallel bus connectivity for glueless DSP multiprocessing.

Table 1. Benchmarks (at 50 MHz)

Benchmark Algorithm	Speed	Cycles
1024 Point Complex FFT (Radix 4,	.37 ms	18,221
with reversal)		
FIR Filter (per tap)	20 ns	1
IIR Filter (per biquad)	80 ns	4
Divide (y/x)	120 ns	6
Inverse Square Root	180 ns	9
DMA Transfer Rate	300M bps	

The ADSP-21061 continues SHARC's industry-leading standards of integration for DSPs, combining a high performance 32-bit DSP core with integrated, on-chip system features.

The block diagram on Page 1, illustrates the following architectural features:

- Computation units (ALU, multiplier, and shifter) with a shared data register file
- Data address generators (DAG1, DAG2)
- Program sequencer with instruction cache
- PM and DM buses capable of supporting four 32-bit data transfers between memory and the core at every core processor cycle
- Interval timer
- On-chip SRAM
- External port for interfacing to off-chip memory and peripherals
- · Host port and multiprocessor interface
- DMA controller

- Serial ports
- JTAG test access port




Figure 2. ADSP-21061/ADSP-21061L System Sample Configuration

### **SHARC FAMILY CORE ARCHITECTURE**

The ADSP-21061 includes the following architectural features of the ADSP-21000 family core. The ADSP-21061 processors are code- and function-compatible with the ADSP-21020, ADSP-21060, and ADSP-21062 SHARC processors.

### **Independent, Parallel Computation Units**

The arithmetic/logic unit (ALU), multiplier, and shifter all perform single-cycle instructions. The three units are arranged in parallel, maximizing computational throughput. Single multifunction instructions execute parallel ALU and multiplier operations. These computation units support IEEE 32-bit single-precision floating-point, extended-precision 40-bit floating-point, and 32-bit fixed-point data formats.

### **Data Register File**

A general-purpose data register file is used for transferring data between the computation units and the data buses, and for storing intermediate results. This 10-port, 32-register (16 primary, 16 secondary) register file, combined with the ADSP-21000 Harvard architecture, allows unconstrained data flow between computation units and internal memory.

### Single-Cycle Fetch of Instruction and Two Operands

The ADSP-21061 features an enhanced Harvard architecture in which the data memory (DM) bus transfers data and the program memory (PM) bus transfers both instructions and data (Figure 1 on Page 1). With its separate program and data memory buses and on-chip instruction cache, the processor can simultaneously fetch two operands and an instruction (from the cache), all in a single cycle.

#### **Instruction Cache**

The ADSP-21061 includes an on-chip instruction cache that enables three-bus operation for fetching an instruction and two data values. The cache is selective—only the instructions whose fetches conflict with PM bus data accesses are cached. This allows full-speed execution of core, looped operations such as digital filter multiply-accumulates and FFT butterfly processing.

#### **Data Address Generators with Hardware Circular Buffers**

The ADSP-21061's two data address generators (DAGs) implement circular data buffers in hardware. Circular buffers allow efficient programming of delay lines and other data structures required in digital signal processing, and are commonly used in digital filters and Fourier transforms. The two DAGs of the ADSP-21061 contain sufficient registers to allow the creation of up to 32 circular buffers (16 primary register sets, 16 secondary). The DAGs automatically handle address pointer wraparound, reducing overhead, increasing performance and simplifying implementation. Circular buffers can start and end at any memory location.

### Flexible Instruction Set

The 48-bit instruction word accommodates a variety of parallel operations, for concise programming. For example, the ADSP-21061 can conditionally execute a multiply, an add, a subtract, and a branch, all in a single instruction.

### **MEMORY AND I/O INTERFACE FEATURES**

The ADSP-21061 processors add the following architectural features to the SHARC family core.

### **Dual-Ported On-Chip Memory**

The ADSP-21061 contains one megabit of on-chip SRAM, organized as two blocks of 0.5M bits each. Each bank has eight 16-bit columns with 4k 16-bit words per column. Each memory block is dual-ported for single-cycle, independent accesses by the core processor and I/O processor or DMA controller. The dual-ported memory and separate on-chip buses allow two data transfers from the core and one from I/O, all in a single cycle (see Figure 4 for the ADSP-21061 memory map).

On the ADSP-21061, the memory can be configured as a maximum of 32k words of 32-bit data, 64k words for 16-bit data, 16k words of 48-bit instructions (and 40-bit data) or combinations of different word sizes up to 1 megabit. All the memory can be accessed as 16-bit, 32-bit, or 48-bit.

A 16-bit floating-point storage format is supported, which effectively doubles the amount of data that may be stored on-chip. Conversion between the 32-bit floating-point and 16-bit floating-point formats is done in a single instruction.

While each memory block can store combinations of code and data, accesses are most efficient when one block stores data, using the DM bus for transfers, and the other block stores instructions and data, using the PM bus for transfers. Using the DM bus and PM bus in this way, with one dedicated to each memory block, assures single-cycle execution with two data transfers. In this case, the instruction must be available in the cache. Single-cycle execution is also maintained when one of the data operands is transferred to or from off-chip, via the ADSP-21061's external port.

### Off-Chip Memory and Peripherals Interface

The ADSP-21061's external port provides the processor's interface to off-chip memory and peripherals. The 4-gigaword off-chip address space is included in the ADSP-21061's unified address space. The separate on-chip buses—for program memory, data memory, and I/O—are multiplexed at the external port to create an external system bus with a single 32-bit address bus and a single 48-bit (or 32-bit) data bus. The on-chip Super Harvard Architecture provides three-bus performance, while the off-chip unified address space gives flexibility to the designer.

Addressing of external memory devices is facilitated by on-chip decoding of high order address lines to generate memory bank select signals. Separate control lines are also generated for simplified addressing of page-mode DRAM. The ADSP-21061 provides programmable memory wait states and external memory acknowledge controls to allow interfacing to DRAM and peripherals with variable access, hold, and disable time requirements.

### **Host Processor Interface**

The ADSP-21061's host interface allows easy connection to standard microprocessor buses, both 16-bit and 32-bit, with little additional hardware required. Asynchronous transfers at speeds up to the full clock rate of the processor are supported. The host interface is accessed through the ADSP-21061's external port and is memory-mapped into the unified address space. Two channels of DMA are available for the host interface; code and data transfers are accomplished with low software overhead.

The host processor requests the ADSP-21061's external bus with the host bus request ( $\overline{HBR}$ ), host bus grant ( $\overline{HBG}$ ), and ready (REDY) signals. The host can directly read and write the internal memory of the ADSP-21061, and can access the DMA channel setup and mailbox registers. Vector interrupt support is provided for efficient execution of host commands.

### **DMA Controller**

The ADSP-21061's on-chip DMA controller allows zerooverhead data transfers without processor intervention. The DMA controller operates independently and invisibly to the processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions.




Figure 3. Shared Memory Multiprocessing System

DMA transfers can occur between the ADSP-21061's internal memory and either external memory, external peripherals, or a host processor. DMA transfers can also occur between the ADSP-21061's internal memory and its serial ports.

DMA transfers between external memory and external peripheral devices are another option. External bus packing to 16-, 32-, or 48-bit words is performed during DMA transfers.

Six channels of DMA are available on the ADSP-21061—four via the serial ports, and two via the processor's external port (for either host processor, other ADSP-21061s, memory or I/O transfers). Programs can be downloaded to the ADSP-21061 using DMA transfers. Asynchronous off-chip peripherals can control two  $\overline{DMA}$  channels using DMA request/grant lines  $(\overline{DMAR}_{1-2},\overline{DMAG}_{1-2}).$  Other DMA features include interrupt generation upon completion of DMA transfers and DMA chaining for automatic linked DMA transfers.

#### **Serial Ports**

The ADSP-21061 features two synchronous serial ports that provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices. The serial ports can operate at the full clock rate of the processor, providing each with a maximum data rate of up to 50 Mbps. Independent transmit and receive functions provide greater flexibility for serial communications. Serial port data can be automatically transferred to and from on-chip memory via DMA. Each of the serial ports offers TDM multichannel mode.

The serial ports can operate with little-endian or big-endian transmission formats, with word lengths selectable from 3 bits to 32 bits. They offer selectable synchronization and transmit modes as well as optional  $\mu\text{-law}$  or A-law companding. Serial port clocks and frame syncs can be internally or externally generated. The serial ports also include keyword and key mask features to enhance interprocessor communication.

### Multiprocessing

The ADSP-21061 offers powerful features tailored to multiprocessor DSP systems. The unified address space (see Figure 4) allows direct interprocessor accesses of each ADSP-21061's internal memory. Distributed bus arbitration logic is included on-chip for simple, glueless connection of systems containing up to six ADSP-21061s and a host processor. Master processor changeover incurs only one cycle of overhead. Bus arbitration is selectable as either fixed or rotating priority. Bus lock allows indivisible read-modify-write sequences for semaphores. A vector interrupt is provided for interprocessor commands. Maximum throughput for interprocessor data transfer is 500 Mbps over the external port. Broadcast writes allow simultaneous transmission of data to all ADSP-21061s and can be used to implement reflective semaphores.




Figure 4. Memory Map

### **Program Booting**

The internal memory of the ADSP-21061 can be booted at system power-up from either an 8-bit EPROM, or a host processor. Selection of the boot source is controlled by the BMS (boot memory select), EBOOT (EPROM boot), and LBOOT (host boot) pins. 32-bit and 16-bit host processors can be used for booting.

### PORTING CODE FROM THE ADSP-21060 OR ADSP-21062

The ADSP-21061 is pin compatible with the ADSP-21060/ADSP-21061/ADSP-21062 processors. The ADSP-21061 pins that correspond to the link port pins of the ADSP-21060/ADSP-21062 are no-connects.

The ADSP-21061 is object code compatible with the ADSP-21060/ADSP-21062 processors except for the following functional elements:

- The ADSP-21061 memory is organized into two blocks with eight columns that are 4k deep per block. The ADSP-21060/ADSP-21062 memory has 16 columns per block.
- Link port functions are not available.
- Handshake external port DMA pins DMAR2 and DMAG2 are assigned to external port DMA Channel 6 instead of Channel 8.
- 2-D DMA capability of the SPORT is not available.
- The modify registers in SPORT DMA are not programmable.

On the ADSP-21061, Block 0 starts at the beginning of internal memory, normal word address 0x0002 0000. Block 1 starts at the end of Block 0, with contiguous addresses. The remaining addresses in internal memory are divided into blocks that alias into Block 1. This allows any code or data stored in Block 1 on the ADSP-21062 to retain the same addresses on the ADSP-21061—these addresses will alias into the actual Block 1 of each processor.

If you develop your application using the ADSP-21062, but will migrate to the ADSP-21061, use only the first eight columns of each memory bank. Limit your application to 8k of instructions or up to 16k of data in each bank of the ADSP-21062, or any combination of instructions or data that does not exceed the memory bank.

#### **DEVELOPMENT TOOLS**

Analog Devices supports its processors with a complete line of software and hardware development tools, including integrated development environments (which include CrossCore® Embedded Studio and/or VisualDSP++®), evaluation products, emulators, and a wide variety of software add-ins.

### **Integrated Development Environments (IDEs)**

For C/C++ software writing and editing, code generation, and debug support, Analog Devices offers two IDEs.

The newest IDE, CrossCore Embedded Studio, is based on the Eclipse™ framework. Supporting most Analog Devices processor families, it is the IDE of choice for future processors, including multicore devices. CrossCore Embedded Studio seamlessly integrates available software add-ins to support real time operating systems, file systems, TCP/IP stacks, USB stacks, algorithmic software modules, and evaluation hardware board support packages. For more information visit www.analog.com/cces.

The other Analog Devices IDE, VisualDSP++, supports processor families introduced prior to the release of CrossCore Embedded Studio. This IDE includes the Analog Devices VDK real time operating system and an open source TCP/IP stack. For more information visit www.analog.com/visualdsp. Note that VisualDSP++ will not support future Analog Devices processors.

#### **EZ-KIT Lite Evaluation Board**

For processor evaluation, Analog Devices provides wide range of EZ-KIT Lite<sup>®</sup> evaluation boards. Including the processor and key peripherals, the evaluation board also supports on-chip emulation capabilities and other evaluation and development features. Also available are various EZ-Extenders<sup>®</sup>, which are daughter cards delivering additional specialized functionality, including audio and video processing. For more information visit www.analog.com and search on "ezkit" or "ezextender".

#### **EZ-KIT Lite Evaluation Kits**

For a cost-effective way to learn more about developing with Analog Devices processors, Analog Devices offer a range of EZ-KIT Lite evaluation kits. Each evaluation kit includes an EZ-KIT Lite evaluation board, directions for downloading an evaluation version of the available IDE(s), a USB cable, and a power supply. The USB controller on the EZ-KIT Lite board connects to the USB port of the user's PC, enabling the chosen IDE evaluation suite to emulate the on-board processor in-circuit. This permits the customer to download, execute, and debug programs for the EZ-KIT Lite system. It also supports in-circuit programming of the on-board Flash device to store user-specific boot code, enabling standalone operation. With the full version of Cross-Core Embedded Studio or VisualDSP++ installed (sold separately), engineers can develop software for supported EZ-KITs or any custom system utilizing supported Analog Devices processors.

#### Software Add-Ins for CrossCore Embedded Studio

Analog Devices offers software add-ins which seamlessly integrate with CrossCore Embedded Studio to extend its capabilities and reduce development time. Add-ins include board support packages for evaluation hardware, various middleware packages, and algorithmic modules. Documentation, help, configuration dialogs, and coding examples present in these add-ins are viewable through the CrossCore Embedded Studio IDE once the add-in is installed.

#### **Board Support Packages for Evaluation Hardware**

Software support for the EZ-KIT Lite evaluation boards and EZ-Extender daughter cards is provided by software add-ins called Board Support Packages (BSPs). The BSPs contain the required drivers, pertinent release notes, and select example code for the given evaluation hardware. A download link for a specific BSP is located on the web page for the associated EZ-KIT or EZ-Extender product. The link is found in the *Product Download* area of the product web page.

### Middleware Packages

Analog Devices separately offers middleware add-ins such as real time operating systems, file systems, USB stacks, and TCP/IP stacks. For more information see the following web pages:

- www.analog.com/ucos3
- www.analog.com/ucfs
- www.analog.com/ucusbd
- www.analog.com/lwip

#### **Algorithmic Modules**

To speed development, Analog Devices offers add-ins that perform popular audio and video processing algorithms. These are available for use with both CrossCore Embedded Studio and VisualDSP++. For more information visit www.analog.com and search on "Blackfin software modules" or "SHARC software modules".

#### Designing an Emulator-Compatible DSP Board (Target)

For embedded system test and debug, Analog Devices provides a family of emulators. On each JTAG DSP, Analog Devices supplies an IEEE 1149.1 JTAG Test Access Port (TAP). In-circuit emulation is facilitated by use of this JTAG interface. The emulator accesses the processor's internal features via the processor's TAP, allowing the developer to load code, set breakpoints, and view variables, memory, and registers. The processor must be halted to send data and commands, but once an operation is completed by the emulator, the DSP system is set to run at full speed with no impact on system timing. The emulators require the target board to include a header that supports connection of the DSP's JTAG port to the emulator.

For details on target board design issues including mechanical layout, single processor connections, signal buffering, signal termination, and emulator pod logic, see the *EE-68*: *Analog Devices JTAG Emulation Technical Reference* on the Analog Devices website (www.analog.com)—use site search on "EE-68." This document is updated regularly to keep pace with improvements to emulator support.

### **ADDITIONAL INFORMATION**

This data sheet provides a general overview of the ADSP-21061 architecture and functionality. For detailed information on the ADSP-21000 Family core architecture and instruction set, refer to the ADSP-2106x SHARC User's Manual.

#### RELATED SIGNAL CHAINS

A *signal chain* is a series of signal conditioning electronic components that receive input (data acquired from sampling either real-time phenomena or from stored data) in tandem, with the output of one portion of the chain supplying input to the next. Signal chains are often used in signal processing applications to gather and process data or to apply system controls based on analysis of real-time phenomena. For more information about this term and related topics, see the "signal chain" entry in the Glossary of EE Terms on the Analog Devices website.

Analog Devices eases signal processing system development by providing signal processing components that are designed to work together well. A tool for viewing relationships between specific applications and related components is available on the www.analog.com website.

The Circuits from the Lab™ site (www.analog.com/signal chains) provides:

- Graphical circuit block diagram presentation of signal chains for a variety of circuit types and applications
- Drill down links for components in each chain to selection guides and application information
- Reference designs applying best practice design techniques

### PIN FUNCTION DESCRIPTIONS

ADSP-21061 pin definitions are listed below. All pins are identical on the ADSP-21061 and ADSP-21061L. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for TRST).

Unused inputs should be tied or pulled to VDD or GND, except for ADDR31-0, DATA47-0, FLAG3-0,  $\overline{SW}$ , and inputs that have internal pull-up or pull-down resistors ( $\overline{CPA}$ , ACK, DTx, DRx, TCLKx, RCLKx, TMS, and TDI)—these pins can be left floating. These pins have a logic-level hold circuit that prevents the input from floating internally.

**Table 2. Pin Descriptions** 

Pin	Туре	Function
ADDR <sub>31-0</sub>	I/O/T	<b>External Bus Address.</b> The ADSP-21061 outputs addresses for external memory and peripherals on these pins. In a multiprocessor system the bus master outputs addresses for read/write of the internal memory or IOP registers of other ADSP-21061s. The ADSP-21061 inputs addresses when a host processor or multiprocessing bus master is reading or writing its internal memory or IOP registers.
DATA <sub>47-0</sub>	I/O/T	<b>External Bus Data.</b> The ADSP-21061 inputs and outputs data and instructions on these pins. 32-bit single-precision floating-point data and 32-bit fixed-point data is transferred over Bits 47 to 16 of the bus. 40-bit extended-precision floating-point data is transferred over Bits 47 to 8 of the bus. 16-bit short word data is transferred over Bits 31 to 16 of the bus. In PROM boot mode, 8-bit data is transferred over Bits 23 to 16. Pull-up resistors on unused DATA pins are not necessary.
MS <sub>3-0</sub>	О/Т	<b>Memory Select Lines.</b> These lines are asserted (low) as chip selects for the corresponding banks of external memory. Memory bank size must be defined in the ADSP-21061's system control register (SYSCON). The $\overline{\text{MS}}_{3-0}$ lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring the $\overline{\text{MS}}_{3-0}$ lines are inactive; they are active however when a conditional memory access instruction is executed, whether or not the condition is true. $\overline{\text{MS}}_0$ can be used with the PAGE signal to implement a bank of DRAM memory (Bank 0). In a multiprocessing system the $\overline{\text{MS}}_{3-0}$ lines are output by the bus master.
RD	I/O/T	<b>Memory Read Strobe.</b> This pin is asserted (low) when the ADSP-21061 reads from external memory devices or from the internal memory of other ADSP-21061s. External devices (including other ADSP-21061s) must assert $\overline{\text{RD}}$ to read from the ADSP-21061's internal memory. In a multiprocessing system $\overline{\text{RD}}$ is output by the bus master and is input by all other ADSP-21061s.
WR	I/O/T	<b>Memory Write Strobe.</b> This pin is asserted (low) when the ADSP-21061 writes to external memory devices or to the internal memory of other ADSP-21061s. External devices must assert WR to write to the ADSP-21061's internal memory. In a multiprocessing system WR is output by the bus master and is input by all other ADSP-21061s.
PAGE	О/Т	<b>DRAM Page Boundary.</b> The ADSP-21061 asserts this pin to signal that an external DRAM page boundary has been crossed. DRAM page size must be defined in the ADSP-21061's memory control register (WAIT). DRAM can only be implemented in external memory Bank 0; the PAGE signal can only be activated for Bank 0 accesses. In a multiprocessing system PAGE is output by the bus master.
ADRCLK	O/T	Clock Output Reference. In a multiprocessing system ADRCLK is output by the bus master.
SW	I/O/T	<b>Synchronous Write Select.</b> This signal is used to interface the ADSP-21061 to synchronous memory devices (including other ADSP-21061s). The ADSP-21061 asserts $\overline{SW}$ (low) to provide an early indication of an impending write cycle, which can be aborted if $\overline{WR}$ is not later asserted (e.g., in a conditional write instruction). In a multiprocessing system, $\overline{SW}$ is output by the bus master and is input by all other ADSP-21061s to determine if the multiprocessor memory access is a read or write. $\overline{SW}$ is asserted at the same time as the address output. A host processor using synchronous writes must assert this pin when writing to the ADSP-21061(s).

A = Asynchronous, G = Ground, I = Input, O = Output, P = Power Supply, S = Synchronous, (A/D) = Active Drive, (O/D) = Open-Drain, T = Three-State (when  $\overline{SBTS}$  is asserted, or when the ADSP-21061 is a bus slave)

Table 2. Pin Descriptions (Continued)

Pin	Туре	Function
ACK	I/O/S	<b>Memory Acknowledge.</b> External devices can deassert ACK (low) to add wait states to an external memory access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access. The ADSP-21061 deasserts ACK as an output to add wait states to a synchronous access of its internal memory. In a multiprocessing system, a slave ADSP-21061 deasserts the bus master's ACK input to add wait state(s) to an access of its internal memory. The bus master has a keeper latch on its ACK pin that maintains the input at the level to which it was last driven.
SBTS	I/S	Suspend Bus Three-State. External devices can assert SBTS (low) to place the external bus address, data, selects, and strobes in a high impedance state for the following cycle. If the ADSP-21061 attempts to access external memory while SBTS is asserted, the processor halts and the memory access is not complete until SBTS is deasserted. SBTS should only be used to recover from host processor/ADSP-21061 deadlock, or used with a DRAM controller.
$\overline{IRQ}_{2-0}$	I/A	Interrupt Request Lines. May be either edge-triggered or level-sensitive.
FLAG <sub>3-0</sub>	I/O/A	<b>Flag Pins.</b> Each is configured via control bits as either an input or output. As an input, they can be tested as a condition. As an output, they can be used to signal external peripherals.
TIMEXP	0	<b>Timer Expired.</b> Asserted for four cycles when the timer is enabled and TCOUNT decrements to zero.
HBR	I/A	<b>Host Bus Request.</b> This pin must be asserted by a host processor to request control of the ADSP-21061's external bus. When $\overline{\text{HBR}}$ is asserted in a multiprocessing system, the ADSP-21061 that is bus master will relinquish the bus and assert $\overline{\text{HBG}}$ . To relinquish the bus, the ADSP-21061 places the address, data, select, and strobe lines in a high impedance state. $\overline{\text{HBR}}$ has priority over all ADSP-21061 bus requests $\overline{\text{BR}}_{6-1}$ in a multiprocessing system.
HBG	I/O	Host Bus Grant. Acknowledges a bus request, indicating that the host processor may take control of the external bus. HBG is asserted (held low) by the ADSP-21061 until HBR is released. In a multiprocessing system, HBG is output by the ADSP-21061 bus master and is monitored by all others.
CS	I/A	Chip Select. Asserted by host processor to select the ADSP-21061.
REDY	O (O/D)	Host Bus Acknowledge. The ADSP-21061 deasserts REDY (low) to add wait states to an asynchronous access of its internal memory or IOP registers by a host. This pin is an open-drain output (O/D) by default; it can be programmed in the ADREDY bit of the SYSCON register to be active drive (A/D). REDY will only be output if the CS and HBR inputs are asserted.
DMAR <sub>2-1</sub>	I/A	DMA Request 1 (DMA Channel 7) and DMA Request 2 (DMA Channel 6).
$\overline{DMAG}_{2-1}$	O/T	DMA Grant 1 (DMA Channel 7) and DMA Grant 2 (DMA Channel 6).
BR <sub>6-1</sub>	I/O/S	Multiprocessing Bus Requests. Used by multiprocessing ADSP-21061 processors to arbitrate for bus mastership. An ADSP-21061 only drives its own BRx line (corresponding to the value of its ID2-0 inputs) and monitors all others. In a multiprocessor system with less than six ADSP-21061s, the unused BRx pins should be pulled high; the processor's own BRx line must not be pulled high or low because it is an output.
ID2-0	O (O/D)	<b>Multiprocessing ID.</b> Determines which multiprocessing bus request $(\overline{BR1} - \overline{BR6})$ is used by ADSP-21061. ID = 001 corresponds to $\overline{BR1}$ , ID = 010 corresponds to $\overline{BR2}$ , etc., ID = 000 in single-processor systems. These lines are a system configuration selection which should be hardwired or changed at reset only.
RPBA	I/S	<b>Rotating Priority Bus Arbitration Select.</b> When RPBA is high, rotating priority for multiprocessor bus arbitration is selected. When RPBA is low, fixed priority is selected. This signal is a system configuration selection which must be set to the same value on every ADSP-21061. If the value of RPBA is changed during system operation, it must be changed in the same CLKIN cycle on every ADSP-21061.
СРА	I/O (O/D)	Core Priority Access. Asserting its $\overline{\text{CPA}}$ pin allows the core processor of an ADSP-21061 bus slave to interrupt background DMA transfers and gain access to the external bus. $\overline{\text{CPA}}$ is an open-drain output that is connected to all ADSP-21061s in the system. The $\overline{\text{CPA}}$ pin has an internal 5 k $\Omega$ pull-up resistor. If core access priority is not required in a system, the $\overline{\text{CPA}}$ pin should be left unconnected.
DTx	0	<b>Data Transmit (Serial Ports 0, 1).</b> Each DT pin has a 50 k $\Omega$ internal pull-up resistor.
DRx	1	<b>Data Receive (Serial Ports 0, 1).</b> Each DR pin has a 50 k $\Omega$ internal pull-up resistor.
TCLKx	I/O	<b>Transmit Clock (Serial Ports 0, 1).</b> Each TCLK pin has a 50 k $\Omega$ internal pull-up resistor.
RCLKx	I/O	<b>Receive Clock (Serial Ports 0, 1).</b> Each RCLK pin has a 50 k $\Omega$ internal pull-up resistor.

A = Asynchronous, G = Ground, I = Input, O = Output, P = Power Supply, S = Synchronous, (A/D) = Active Drive, (O/D) = Open-Drain, T = Three-State (when  $\overline{SBTS}$  is asserted, or when the ADSP-21061 is a bus slave)

Table 2. Pin Descriptions (Continued)

	_				
Pin	Type	Function The service France (Carried Bards 0, 1)			
TFSx	1/0	Transmit Frame Sync (Serial Ports 0, 1).			
RFSx	I/O	Receive Frame Sync (Serial Ports 0, 1).			
EBOOT		<b>EPROM Boot Select.</b> When EBOOT is high, the ADSP-21061 is configured for booting from an 8-bit EPROM. When EBOOT is low, the LBOOT and BMS inputs determine booting mode. See the table in the BMS pin description below. This signal is a system configuration selection that should be hardwired.			
LBOOT	1	Link Boot. Must be tied to GND.			
BMS	I/O/T*	<b>Boot Memory Select.</b> <i>Output</i> : Used as chip select for boot EPROM devices (when EBOOT = 1, LBOOT = 0). In a multiprocessor system, $\overline{BMS}$ is output by the bus master. <i>Input</i> : When low, indicates that no booting will occur and that ADSP-21061 will begin executing instructions from external memory. See table below. This input is a system configuration selection that should be hardwired. *Three-statable only in EPROM boot mode (when $\overline{BMS}$ is an output).			
		EBOOT LBOOT BMS Booting Mode			
		1 0 Output EPROM (Connect BMS to EPROM chip select.)			
		0 0 1(Input) Host Processor.			
CLION		0 0 (Input) No Booting. Processor executes from external memory.			
CLKIN	I	<b>Clock In.</b> External clock input to the ADSP-21061. The instruction cycle rate is equal to CLKIN. CLKIN may not be halted, changed, or operated below the minimum specified frequency.			
RESET	I/A	<b>Processor Reset.</b> Resets the ADSP-21061 to a known state and begins program execution at the program memory location specified by the hardware reset vector address. This input must be asserted (low) at power-up.			
TCK	1	Test Clock (JTAG). Provides an asynchronous clock for JTAG boundary scan.			
TMS	I/S	<b>Test Mode Select (JTAG).</b> Used to control the test state machine. TMS has a 20 $k\Omega$ internal pull-up resistor.			
TDI	I/S	<b>Test Data Input (JTAG).</b> Provides serial data for the boundary scan logic. TDI has a 20 k $\Omega$ internal pull-up resistor.			
TDO	О	Test Data Output (JTAG). Serial scan output of the boundary scan path.			
TRST	I/A	<b>Test Reset (JTAG).</b> Resets the test state machine. $\overline{TRST}$ must be asserted (pulsed low) after power-up or held low for proper operation of the ADSP-21061. $\overline{TRST}$ has a 20 k $\Omega$ internal pull-up resistor.			
EMU	0	<b>Emulation Status.</b> Must be connected to the ADSP-21061 EZ-ICE target board connector only. $\overline{\text{EMU}}$ has a 50 k $\Omega$ internal pull-up resistor.			
ICSA	0	Reserved. Leave unconnected.			
VDD	Р	Power Supply. (30 pins). See Operating Conditions (5 V) and Operating Conditions (3.3 V).			
GND	G	Power Supply Return. (30 pins)			
NC		<b>Do Not Connect.</b> Reserved pins which must be left open and unconnected.			

 $A = A synchronous, G = Ground, I = Input, O = Output, P = Power Supply, S = Synchronous, (A/D) = Active Drive, (O/D) = Open-Drain, T = Three-State (when <math>\overline{SBTS}$  is asserted, or when the ADSP-21061 is a bus slave)

#### TARGET BOARD CONNECTOR FOR EZ-ICE PROBE

The ADSP-2106x EZ-ICE Emulator uses the IEEE 1149.1 ITAG test access port of the ADSP-2106x to monitor and control the target board processor during emulation. The EZ-ICE probe requires the ADSP-2106x's CLKIN, TMS, TCK, TDI, TDO, and GND signals be made accessible on the target system via a 14-pin connector (a 2-row, 7-pin strip header) such as that shown in Figure 5. The EZ-ICE probe plugs directly onto this connector for chip-on-board emulation. You must add this connector to your target board design if you intend to use the ADSP-2106x EZ-ICE. The total trace length between the EZ-ICE connector and the farthest device sharing the EZ-ICE JTAG pin should be limited to 15 inches maximum for guaranteed operation. This length restriction must include EZ-ICE JTAG signals that are routed to one or more ADSP-2106x devices, or a combination of ADSP-2106x devices and other JTAG devices on the chain.




Figure 5. Target Board Connector For ADSP-2106x EZ-ICE Emulator (Jumpers in Place)

The 14-pin, 2-row pin strip header is keyed at the Pin 3 location—Pin 3 must be removed from the header. The pins must be 0.025 inch square and at least 0.20 inches in length. Pin spacing should be  $0.1 \times 0.1$  inches. Pin strip headers are available from vendors such as 3M, McKenzie, and Samtec. The BTMS, BTCK, BTRST, and BTDI signals are provided so that the test access port can also be used for board-level testing.

When the connector is not being used for emulation, place jumpers between the Bxxx pins and the xxx pins as shown in Figure 5. If you are not going to use the test access port for board testing, tie  $\overline{BTRST}$  to GND and tie or pull up BTCK to  $V_{DD}$ . The  $\overline{TRST}$  pin must be asserted (pulsed low) after power-up (through  $\overline{BTRST}$  on the connector) or held low for proper operation of the ADSP-2106x. None of the Bxxx pins (Pins 5, 7, 9, and 11) are connected on the EZ-ICE probe.

The JTAG signals are terminated on the EZ-ICE probe as shown in Table 3.

Table 3. Core Instruction Rate/CLKIN Ratio Selection

Signal	Termination
TMS	Driven Through 22 $\Omega$ Resistor (16 mA Driver)
TCK	Driven at 10 MHz Through 22 $\Omega$ Resistor (16 mA Driver)
TRST <sup>1</sup>	Active Low Driven Through 22 $\Omega$ Resistor (16 mA Driver) (Pulled Up by On-Chip 20 $k\Omega$ Resistor)
TDI	Driven by 22 $\Omega$ Resistor (16 mA Driver)
TDO	One TTL Load, Split Termination (160/220)
CLKIN	One TTL Load, Split Termination (160/220)
<u>EMU</u>	Active Low, 4.7 k $\Omega$ Pull-Up Resistor, One TTL Load (Open-Drain Output from the DSP)

 $<sup>^1\</sup>overline{\text{TRST}}$  is driven low until the EZ-ICE probe is turned on by the emulator at software startup. After software startup, is driven high.

Figure 6 shows JTAG scan path connections for systems that contain multiple ADSP-2106x processors.

Connecting CLKIN to Pin 4 of the EZ-ICE header is optional. The emulator only uses CLKIN when directed to perform operations such as starting, stopping, and single-stepping multiple ADSP-2106xs in a synchronous manner. If you do not need these operations to occur synchronously on the multiple processors, simply tie Pin 4 of the EZ-ICE header to ground.

If synchronous multiprocessor operations are needed and CLKIN is connected, clock skew between the multiple ADSP-21061 processors and the CLKIN pin on the EZ-ICE header must be minimal. If the skew is too large, synchronous operations may be off by one or more cycles between processors. For synchronous multiprocessor operation TCK, TMS, CLKIN, and  $\overline{\text{EMU}}$  should be treated as critical signals in terms of skew, and should be laid out as short as possible on your board. If TCK, TMS, and CLKIN are driving a large number of ADSP-21061s (more than eight) in your system, then treat them as a "clock tree" using multiple drivers to minimize skew. (See Figure 7 below and "JTAG Clock Tree" and "Clock Distribution" in the "High Frequency Design Considerations" section of the ADSP-2106x SHARC User's Manual.)

If synchronous multiprocessor operations are not needed (i.e., CLKIN is not connected), just use appropriate parallel termination on TCK and TMS. TDI, TDO, EMU, and TRST are not critical signals in terms of skew.




Figure 6. JTAG Scan Path Connections for Multiple ADSP-2106x Systems




Figure 7. JTAG Clock Tree for Multiple ADSP-2106x Systems

### ADSP-21061 SPECIFICATIONS

### **OPERATING CONDITIONS (5 V)**

			K Grade		
Parameter	Description	Min	Nom	Max	Unit
V <sub>DD</sub>	Supply Voltage	4.75	5.0	5.25	V
$T_{CASE}$	Case Operating Temperature	0		85	°C
$V_{IH}1^1$	High Level Input Voltage @ V <sub>DD</sub> = Max	2.0		$V_{DD} + 0.5$	V
$V_{IH}2^2$	High Level Input Voltage @ V <sub>DD</sub> = Max	2.2		$V_{DD} + 0.5$	V
$V_{IL}^{1,2}$	Low Level Input Voltage @ V <sub>DD</sub> = Min	-0.5		+0.8	V

 $<sup>^{1}\</sup>text{Applies to input and bidirectional pins: } DATA_{47-0}, \underline{ADDR}_{31-0}, \overline{RD}, \overline{WR}, \overline{SW}, \underline{ACK}, \overline{SBTS}, \overline{IRQ}2-0, FLAG3-0, \overline{HGB}, \overline{CS}, \overline{DMAR1}, \overline{DMAR2}, \overline{BR}_{6-1}, ID_{2-0}, RPBA, \overline{CPA}, TFS0, TFS1, RFS0, RFS1, EBOOT, \overline{BMS}, TMS, TDI, TCK, \overline{HBR}, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1.$ 

### **ELECTRICAL CHARACTERISTICS (5 V)**

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>OH</sub> <sup>1, 2</sup>	High Level Output Voltage	@ $V_{DD} = Min, I_{OH} = -2.0 \text{ mA}$	4.1		٧
$V_{OL}^{1,2}$	Low Level Output Voltage	$@V_{DD} = Min, I_{OL} = 4.0 \text{ mA}$		0.4	V
I <sub>IH</sub> 3, 4	High Level Input Current	$ @ V_{DD} = Max, V_{IN} = V_{DD} Max $		10	μΑ
$I_{lL}^{3}$	Low Level Input Current	$ @ V_{DD} = Max, V_{IN} = 0 V $		10	μΑ
$I_{\rm ILP}^{4}$	Low Level Input Current	$ @ V_{DD} = Max, V_{IN} = 0 V $		150	μΑ
l <sub>OZH</sub> <sup>5, 6, 7, 8</sup>	Three-State Leakage Current	$@V_{DD} = Max, V_{IN} = V_{DD} Max$		10	μΑ
l <sub>OZL</sub> <sup>5</sup>	Three-State Leakage Current	$ @ V_{DD} = Max, V_{IN} = 0 V $		10	μΑ
I <sub>OZHP</sub>	Three-State Leakage Current	$ @ V_{DD} = Max, V_{IN} = V_{DD} Max $		350	μΑ
l <sub>ozlc</sub> <sup>7</sup>	Three-State Leakage Current	$ @ V_{DD} = Max, V_{IN} = 0 V $		1.5	mA
l <sub>OZLA</sub> 9	Three-State Leakage Current	@ $V_{DD} = Max$ , $V_{IN} = 1.5 \text{ V}$		350	μΑ
I <sub>OZLAR</sub> <sup>8</sup>	Three-State Leakage Current	$ @ V_{DD} = Max, V_{IN} = 0 V $		4.2	mA
l <sub>ozls</sub> <sup>6</sup>	Three-State Leakage Current	$ @ V_{DD} = Max, V_{IN} = 0 V $		150	μΑ
C <sub>IN</sub> <sup>10, 11</sup>	Input Capacitance	$f_{IN} = 1 \text{ MHz}, T_{CASE} = 25^{\circ}\text{C}, V_{IN} = 2.5 \text{ V}$		4.7	pF

 $<sup>^{1}\</sup>text{Applies to output and bidirectional pins: DATA}_{47\text{-}0}, \text{ADDR}_{31\text{-}0}, 3\text{-}0, \overline{\text{MS}}_{3\text{-}0}, \overline{\text{RD}}, \overline{\text{WR}}, \underline{\text{PAGE}}, \underline{\text{ADRCLK}}, \overline{\text{SW}}, \underline{\text{ACK}}, \underline{\text{FLAG3-}0}, \underline{\text{TIMEXP}}, \overline{\text{HBG}}, \underline{\text{REDY}}, \overline{\text{DMAG1}}, \overline{\text{DMAG2}}, \overline{\text{BR}}_{6\text{-}1}, \underline{\text{CPA}}, \underline{\text{DT0}}, \underline{\text{DT1}}, \underline{\text{TCLK0}}, \underline{\text{TCLK1}}, \underline{\text{RCLK0}}, \underline{\text{RCLK1}}, \underline{\text{TFS0}}, \underline{\text{FFS1}}, \overline{\text{BMS}}, \underline{\text{TD0}}, \overline{\text{EMU}}, \underline{\text{ICSA}}.$ 

<sup>&</sup>lt;sup>2</sup>Applies to input pins: CLKIN,  $\overline{RESET}$ ,  $\overline{TRST}$ .

<sup>&</sup>lt;sup>2</sup>See "Output Drive Currents" on Page 44 for typical drive current capabilities.

<sup>&</sup>lt;sup>3</sup> Applies to input pins: ACK,  $\overline{\text{SBTS}}$ ,  $\overline{\text{IRQ}}_{2-0}$ ,  $\overline{\text{HBR}}$ ,  $\overline{\text{CS}}$ ,  $\overline{\text{DMAR1}}$ ,  $\overline{\text{DMAR2}}$ ,  $\text{ID}_{2-0}$ , RPBA, EBOOT, LBOOT, CLKIN,  $\overline{\text{RESET}}$ , TCK.

<sup>&</sup>lt;sup>4</sup>Applies to input pins with internal pull-ups:DR0, DR1, TRST, TMS, TDI, EMU.

<sup>&</sup>lt;sup>5</sup> Applies to three-statable pins: DATA<sub>47-0</sub>, ADDR<sub>31-0</sub>,  $\overline{MS}_{3-0}$ ,  $\overline{RD}$ ,  $\overline{WR}$ , PAGE, ADRCLK,  $\overline{SW}$ , ACK, FLAG<sub>3-0</sub>,  $\overline{HBG}$ , REDY,  $\overline{DMAG1}$ ,  $\overline{DMAG2}$ ,  $\overline{BMS}$ ,  $\overline{BR}_{6-1}$ , TFSx, RFSx, TDO,  $\overline{EMU}$ . (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when  $\overline{ID}_{2-0}$  = 001 and another ADSP-21061 is not requesting bus mastership.)

 $<sup>^6</sup>$  Applies to three-statable pins with internal pull-ups: DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1.

<sup>&</sup>lt;sup>7</sup>Applies to  $\overline{\text{CPA}}$  pin.

<sup>&</sup>lt;sup>8</sup> Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when  $ID_{2-0} = 001$  and another ADSP-21061L is not requesting bus mastership).

<sup>&</sup>lt;sup>9</sup>Applies to ACK pin when keeper latch enabled.

<sup>&</sup>lt;sup>10</sup>Applies to all signal pins.

<sup>&</sup>lt;sup>11</sup>Guaranteed but not tested.

### **INTERNAL POWER DISSIPATION (5 V)**

These specifications apply to the internal power portion of  $V_{\text{DD}}$  only. See the Power Dissipation section of this data sheet for calculation of external supply current and total supply current. For

a complete discussion of the code used to measure power dissipation, see the technical note "SHARC Power Dissipation Measurements."

Specifications are based on the operating scenarios:

Operation	Peak Activity (I <sub>DDINPEAK</sub> )	High Activity (I <sub>DDINHIGH</sub> )	Low Activity (I <sub>DDINLOW</sub> )
Instruction Type	Multifunction	Multifunction	Single Function
Instruction Fetch	Cache	Internal Memory	Internal Memory
Core Memory Access	2 per Cycle (DM and PM)	1 per Cycle (DM)	None
Internal Memory DMA	1 per Cycle	1 per 2 Cycles	1 per 2 Cycles

To estimate power consumption for a specific application, use the following equation where % is the amount of time your program spends in that state:

%PEAK  $I_{DDINPEAK}$  + %HIGH  $I_{DDINHIGH}$  + %LOW  $I_{DDINLOW}$  + %IDLE  $I_{DDIDLE}$  = power consumption

Parameter	Test Conditions	Max	Unit	
I <sub>DDINPEAK</sub> Supply Current (Internal) <sup>1</sup>	$t_{CK} = 30 \text{ ns}, V_{DD} = Max$	595	mA	
	$t_{CK} = 25 \text{ ns}, V_{DD} = Max$	680	mA	
	$t_{CK} = 20 \text{ ns}, V_{DD} = Max$	850		
I <sub>DDINHIGH</sub> Supply Current (Internal) <sup>2</sup>	$t_{CK} = 30 \text{ ns}, V_{DD} = Max$	460	mA	
	$t_{CK} = 25 \text{ ns}, V_{DD} = Max$	540	mA	
	$t_{CK} = 20 \text{ ns}, V_{DD} = Max$	670		
I <sub>DDINLOW</sub> Supply Current (Internal) <sup>3</sup>	$t_{CK} = 30 \text{ ns}, V_{DD} = Max$	270	mA	
	$t_{CK} = 25 \text{ ns}, V_{DD} = \text{Max}$	320	mA	
	$t_{CK} = 25 \text{ ns}, V_{DD} = \text{Max}$ $t_{CK} = 20 \text{ ns}, V_{DD} = \text{Max}$	390		
I <sub>DDIDLE</sub> Supply Current (Idle) <sup>4</sup>	$V_{DD} = Max$	200	mA	
I <sub>DDIDLE</sub> Supply Current (Idle16) <sup>5</sup>	$V_{DD} = Max$	55	mA	

<sup>&</sup>lt;sup>1</sup>The test program used to measure I<sub>DDINPEAK</sub> represents worst-case processor operation and is not sustainable under normal application conditions. Actual internal power measurements made using typical applications are less than specified.

<sup>&</sup>lt;sup>2</sup>I<sub>DDINHIGH</sub> is a composite average based on a range of high activity code. I<sub>DDINLOW</sub> is a composite average based on a range of low activity code.

<sup>&</sup>lt;sup>3</sup>I<sub>DDINLOW</sub> is a composite average based on a range of low activity code.

<sup>&</sup>lt;sup>4</sup>Idle denotes ADSP-21061L state during execution of IDLE instruction.

 $<sup>^5</sup>$  Idle 16 denotes ADSP-2106x state during execution of IDLE 16 instruction.

### **EXTERNAL POWER DISSIPATION (5 V)**

Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output drivers. Internal power dissipation is dependent on the instruction execution sequence and the data operands involved. Internal power dissipation is calculated in the following way:  $P_{INT} = I_{DDIN} \times V_{DD}$ 

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on:

- —the number of output pins that switch during each cycle (O)
- —the maximum frequency at which they can switch (f)
- —their load capacitance (C)
- —their voltage swing (V<sub>DD</sub>)

and is calculated by:

$$PEXT = O \times C \times V_{DD}^2 \times f$$

The load capacitance should include the processor's package capacitance (CIN). The switching frequency includes driving the load high and then back low. Address and data pins can drive high and low at a maximum rate of  $1/(2t_{\text{CK}})$ . The write strobe can switch every cycle at a frequency of  $1/t_{\text{CK}}$ . Select pins switch at  $1/(2t_{\text{CK}})$ , but selects can switch on each cycle.

*Example:* Estimate P<sub>EXT</sub> with the following assumptions:

- A system with one bank of external data memory RAM (32-bit)
- Four  $128k \times 8$  RAM chips are used, each with a load of 10 pF
- External data memory writes occur every other cycle, a rate of 1/(4t<sub>CK</sub>), with 50% of the pins switching
- The instruction cycle rate is 40 MHz ( $t_{CK} = 25 \text{ ns}$ )

The  $P_{\text{EXT}}$  equation is calculated for each class of pins that can drive:

**Table 4. External Power Calculations** 

Pin Type	No. of Pins	% Switching	×C	×f	× V <sub>DD</sub> <sup>2</sup>	= P <sub>EXT</sub>
Address	15	50	× 44.7 pF	× 10 MHz	× 25 V	= 0.084 W
MS0	1	0	× 44.7 pF	× 10 MHz	× 25 V	= 0.000 W
WR	1	_	× 44.7 pF	× 20 MHz	× 25 V	= 0.022 W
Data	32	50	× 14.7 pF	× 10 MHz	× 25 V	= 0.059 W
ADDRCLK	1	_	× 4.7 pF	× 20 MHz	× 25 V	= 0.002 W

 $P_{EXT} = 0.167 \text{ W}$ 

A typical power consumption can now be calculated for these conditions by adding a typical internal power dissipation:  $P_{TOTAL} = P_{EXT} + (I_{DDIN2} \times 5.0 \text{ V})$ 

Note that the conditions causing a worst-case  $P_{EXT}$  are different from those causing a worst-case  $P_{INT}$ . Maximum  $P_{INT}$  cannot occur while 100% of the output pins are switching from all ones to all zeros. Note also that it is not common for an application to have 100% or even 50% of the outputs switching simultaneously.

### ADSP-21061L SPECIFICATIONS

### **OPERATING CONDITIONS (3.3 V)**

		A Grade		K Grade				
Parameter	Description	Min	Nom	Max	Min	Nom	Max	Unit
V <sub>DD</sub>	Supply Voltage	3.15	3.3	3.45	3.15	3.3	3.45	V
$T_{CASE}$	Case Operating Temperature	-40		+85	0		+85	°C
$V_{IH}1^1$	High Level Input Voltage @ $V_{DD} = Max$	2.0		$V_{DD} + 0.5$	2.0		$V_{DD} + 0.5$	V
$V_{IH}2^2$	High Level Input Voltage @ $V_{DD} = Max$	2.2		$V_{DD} + 0.5$	2.2		$V_{DD} + 0.5$	V
$V_{IL}$ 1, 2	Low Level Input Voltage @ V <sub>DD</sub> = Min	-0.5		+0.8	-0.5		+0.8	V

 $<sup>^{1}\</sup>text{Applies to input and bidirectional pins: } DATA_{47-0}, \underline{ADDR}_{31-0}, \overline{RD}, \overline{WR}, \overline{SW}, \underline{ACK}, \overline{SBTS}, \overline{IRQ}2-0, FLAG3-0, \overline{HGB}, \overline{CS}, \overline{DMAR1}, \overline{DMAR2}, \overline{BR}_{6-1}, ID_{2-0}, RPBA, \overline{CPA}, TFS0, TFS1, RFS0, RFS1, EBOOT, \overline{BMS}, TMS, TDI, TCK, \overline{HBR}, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1$ 

### **ELECTRICAL CHARACTERISTICS (3.3 V)**

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>OH</sub> <sup>1,2</sup>	High Level Output Voltage	@ $V_{DD} = Min, I_{OH} = -2.0 \text{ mA}$	2.4		٧
$V_{OL}^{1, 2}$	Low Level Output Voltage	@ $V_{DD} = Min, I_{OL} = 4.0 \text{ mA}$		0.4	V
I <sub>IH</sub> <sup>3, 4</sup>	High Level Input Current	$@V_{DD} = Max, V_{IN} = V_{DD} Max$		10	μΑ
$I_{IL}^{3}$	Low Level Input Current	$@V_{DD} = Max, V_{IN} = 0 V$		10	μΑ
$I_{ILP}^{4}$	Low Level Input Current	$@V_{DD} = Max, V_{IN} = 0 V$		150	μΑ
I <sub>OZH</sub> <sup>5, 6, 7, 8</sup>	Three-State Leakage Current	$@V_{DD} = Max, V_{IN} = V_{DD} Max$		10	μΑ
l <sub>OZL</sub> <sup>5</sup>	Three-State Leakage Current	$@V_{DD} = Max, V_{IN} = 0 V$		10	μΑ
I <sub>OZHP</sub>	Three-State Leakage Current	$@V_{DD} = Max, V_{IN} = V_{DD} Max$		350	μΑ
I <sub>OZLC</sub> <sup>7</sup>	Three-State Leakage Current	$@V_{DD} = Max, V_{IN} = 0 V$		1.5	mA
I <sub>OZLA</sub> 9	Three-State Leakage Current	@ $V_{DD} = Max$ , $V_{IN} = 1.5 V$		350	μΑ
I <sub>OZLAR</sub> <sup>8</sup>	Three-State Leakage Current	$@V_{DD} = Max, V_{IN} = 0 V$		4.2	mA
I <sub>OZLS</sub> <sup>6</sup>	Three-State Leakage Current	$@V_{DD} = Max, V_{IN} = 0 V$		150	μΑ
C <sub>IN</sub> <sup>10, 11</sup>	Input Capacitance	$f_{IN} = 1$ MHz, $T_{CASE} = 25$ °C, $V_{IN} = 2.5$ V		4.7	pF

 $<sup>^{1}\</sup>underline{App} lies \ to \ output \ and \ bidirectional \ pins: DATA_{47-0}, \ ADDR_{31-0}, \ 3-0, \ \overline{MS}_{3-0}, \ \overline{RD}, \ \overline{WR}, \ PAGE, \ ADRCLK, \ \overline{SW}, \ ACK, \ FLAG3-0, \ TIMEXP, \ \overline{HBG}, \ REDY, \ \overline{DMAG1}, \ \overline{DMAG2}, \ \overline{BR}_{6-1}, \ CPA, \ DT0, \ DT1, \ TCLK0, \ TCLK1, \ RCLK0, \ RCLK1, \ TFS0, \ TFS1, \ RFS0, \ RFS1, \ \overline{BMS}, \ TDO, \ \overline{EMU}, \ ICSA.$ 

 $<sup>^2</sup>$  Applies to input pins: CLKIN,  $\overline{\text{RESET}}$ ,  $\overline{\text{TRST}}$ 

<sup>&</sup>lt;sup>2</sup>See "Output Drive Currents" on Page 45 for typical drive current capabilities.

<sup>&</sup>lt;sup>3</sup> Applies to input pins: ACK,  $\overline{SBTS}$ ,  $\overline{IRQ}_{2-0}$ ,  $\overline{IHRQ}_{2-0}$ ,  $\overline{IRQ}_{2-0}$ ,

 $<sup>^4</sup>$ Applies to input pins with internal pull-ups: DR0, DR1,  $\overline{\text{TRST}}$ , TMS, TDI,  $\overline{\text{EMU}}$ .

<sup>&</sup>lt;sup>5</sup> Applies to three-statable pins: DATA<sub>47-0</sub>, ADDR<sub>31-0</sub>,  $\overline{MS}_{3-0}$ ,  $\overline{RD}$ ,  $\overline{WR}$ , PAGE, ADRCLK,  $\overline{SW}$ , ACK, FLAG<sub>3-0</sub>,  $\overline{HBG}$ , REDY,  $\overline{DMAG1}$ ,  $\overline{DMAG2}$ ,  $\overline{BMS}$ ,  $\overline{BR}_{6-1}$ , TFSx, RFSx, TDO,  $\overline{EMU}$ . (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when  $\overline{ID}_{2-0}$  = 001 and another ADSP-21061 is not requesting bus mastership.)

 $<sup>^6</sup>$  Applies to three-statable pins with internal pull-ups: DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1.

<sup>&</sup>lt;sup>7</sup> Applies to  $\overline{\text{CPA}}$  pin.

<sup>&</sup>lt;sup>8</sup> Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when  $ID_{2-0} = 001$  and another ADSP-21061L is not requesting bus mastership).

<sup>&</sup>lt;sup>9</sup>Applies to ACK pin when keeper latch enabled.

<sup>&</sup>lt;sup>10</sup>Applies to all signal pins.

<sup>&</sup>lt;sup>11</sup>Guaranteed but not tested.

### **INTERNAL POWER DISSIPATION (3.3 V)**

These specifications apply to the internal power portion of  $V_{\rm DD}$  only. See the Power Dissipation section of this data sheet for calculation of external supply current and total supply current. For

a complete discussion of the code used to measure power dissipation, see the technical note "SHARC Power Dissipation Measurements."

Specifications are based on the operating scenarios:

Operation	Peak Activity (I <sub>DDINPEAK</sub> )	High Activity (I <sub>DDINHIGH</sub> )	Low Activity (I <sub>DDINLOW</sub> )
Instruction Type	Multifunction	Multifunction	Single Function
Instruction Fetch	Cache	Internal Memory	Internal Memory
Core memory Access	2 per Cycle (DM and PM)	1 per Cycle (DM)	None
Internal Memory DMA	1 per Cycle	1 per 2 Cycles	1 per 2 Cycles

To estimate power consumption for a specific application, use the following equation where % is the amount of time your program spends in that state:

%PEAK  $I_{DDINPEAK}$  + %HIGH  $I_{DDINHIGH}$  + %LOW  $I_{DDINLOW}$  + %IDLE  $I_{DDIDLE}$  = power consumption

Parameter	Test Conditions	Max	Unit	
I <sub>DDINPEAK</sub> Supply Current (Internal) <sup>1</sup>	$t_{CK} = 25 \text{ ns}, V_{DD} = Max$	480	mA	
	$t_{CK} = 22.5 \text{ ns}, V_{DD} = Max$	535	mA	
I <sub>DDINHIGH</sub> Supply Current (Internal) <sup>2</sup>	$t_{CK} = 25 \text{ ns}, V_{DD} = Max$	380	mA	
	$t_{CK} = 22.5 \text{ ns}, V_{DD} = Max$	425	mA	
I <sub>DDINLOW</sub> Supply Current (Internal) <sup>3</sup>	$t_{CK} = 25 \text{ ns}, V_{DD} = Max$	220	mA	
	$t_{CK} = 22.5 \text{ ns}, V_{DD} = Max$	245	mA	
I <sub>DDIDLE</sub> Supply Current (Idle) <sup>4</sup>	$V_{DD} = Max$	180	mA	
I <sub>DDIDLE</sub> Supply Current (Idle) <sup>5</sup>	$V_{DD} = Max$	50	mA	

<sup>&</sup>lt;sup>1</sup>The test program used to measure I<sub>DDINPEAK</sub> represents worst-case processor operation and is not sustainable under normal application conditions. Actual internal power measurements made using typical applications are less than specified.

<sup>&</sup>lt;sup>2</sup>I<sub>DDINHIGH</sub> is a composite average based on a range of high activity code. I<sub>DDINLOW</sub> is a composite average based on a range of low activity code.

<sup>&</sup>lt;sup>3</sup> <sub>IDDINLOW</sub> is a composite average based on a range of low activity code.

<sup>&</sup>lt;sup>4</sup>Idle denotes ADSP-21061L state during execution of IDLE instruction.

<sup>&</sup>lt;sup>5</sup>Idle16 denotes ADSP-21061L state during execution of IDLE16 instruction.

### **EXTERNAL POWER DISSIPATION (3.3 V)**

Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output drivers. Internal power dissipation is dependent on the instruction execution sequence and the data operands involved. Internal power dissipation is calculated in the following way:  $P_{INT} = I_{DDIN} \times V_{DD}$ 

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on:

- —the number of output pins that switch during each cycle (O)
- —the maximum frequency at which they can switch (f)
- —their load capacitance (C)
- —their voltage swing (V<sub>DD</sub>)

and is calculated by:

$$\overrightarrow{PEXT} = O \times C \times V_{DD}^2 \times f$$

The load capacitance should include the processor's package capacitance (CIN). The switching frequency includes driving the load high and then back low. Address and data pins can drive high and low at a maximum rate of  $1/(2t_{CK})$ . The write strobe can switch every cycle at a frequency of  $1/t_{CK}$ . Select pins switch at  $1/(2t_{CK})$ , but selects can switch on each cycle.

Example: Estimate P<sub>EXT</sub> with the following assumptions:

- A system with one bank of external data memory RAM (32-bit)
- Four 128k  $\times$  8 RAM chips are used, each with a load of 10 pF
- External data memory writes occur every other cycle, a rate of 1/(4t<sub>CK</sub>), with 50% of the pins switching
- The instruction cycle rate is 40 MHz ( $t_{CK} = 25 \text{ ns}$ )

The  $P_{\rm EXT}$  equation is calculated for each class of pins that can drive:

**Table 5. External Power Calculations** 

Pin Type	No. of Pins	% Switching	×C	×f	$\times V_{DD}^2$	= P <sub>EXT</sub>
Address	15	50	× 44.7 pF	× 10 MHz	× 10.9 V	= 0.037 W
MS0	1	0	× 44.7 pF	× 10 MHz	× 10.9 V	= 0.000 W
$\overline{WR}$	1	_	× 44.7 pF	× 20 MHz	× 10.9 V	= 0.010 W
Data	32	50	× 14.7 pF	× 10 MHz	× 10.9 V	= 0.026 W
ADDRCLK	1	_	× 4.7 pF	× 20 MHz	× 10.9 V	= 0.001 W

 $P_{EXT} = 0.074 W$ 

A typical power consumption can now be calculated for these conditions by adding a typical internal power dissipation:  $P_{TOTAL} = P_{EXT} + (I_{DDIN2} \times 3.3 \text{ V})$ 

Note that the conditions causing a worst-case  $P_{EXT}$  are different from those causing a worst-case  $P_{INT}$ . Maximum  $P_{INT}$  cannot occur while 100% of the output pins are switching from all ones to all zeros. Note also that it is not common for an application to have 100% or even 50% of the outputs switching simultaneously.

#### **ABSOLUTE MAXIMUM RATINGS**

Stresses greater than those listed below may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameter	5 V	3.3 V
Supply Voltage (V <sub>DD</sub> )	-0.3 V to +7.0 V	-0.3 V to +4.6 V
Input Voltage	$-0.5 \text{ V to V}_{DD} + 0.5 \text{ V}$	$-0.5 \text{ V to V}_{DD} + 0.5 \text{ V}$
Output Voltage Swing	$-0.5 \text{ V to V}_{DD} + 0.5 \text{ V}$	$-0.5 \text{ V to V}_{DD} + 0.5 \text{ V}$
Load Capacitance	200 pF	200 pF
Storage Temperature Range	−65°C to +150°C	−65°C to +150°C
Lead Temperature (5 seconds)	280°C	280°C
Junction Temperature Under Bias	130°C	130°C

### **ESD CAUTION**



#### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### PACKAGE MARKING INFORMATION

The information presented in Figure 8 provides details about the package branding for the ADSP-21061 processor. For a complete listing of product availability, see Ordering Guide on Page 52.



Figure 8. Typical Package Marking (Actual Marking Format May Vary)

Table 6. Package Brand Information

Brand Key	Field Description
t	Temperature Range
рр	Package Type
Z	Lead Free Option
ccc	See Ordering Guide
VVVVV.X	Assembly Lot Code
n.n	Silicon Revision
yyww	Date Code

#### TIMING SPECIFICATIONS

The timing specifications shown are based on a CLKIN frequency of 50 MHz ( $t_{\text{CK}}$  = 20 ns). The DT derating enables the calculation of timing specifications within the min to max range of the  $t_{\text{CK}}$  specification (see Table 7). DT is the difference between the derated CLKIN period ( $t_{\text{CK}}$ ) and a CLKIN period of 25 ns:

$$DT = t_{CK} - 20 \text{ ns}$$

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add parameters to derive longer times.

For voltage reference levels, see Figure 29 under Test Conditions.

Timing Requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices. (O/D) = Open Drain, (A/D) = Active Drive.

Switching Characteristics specify how the processor changes its signals. You have no control over this timing—circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics tell you what the processor will do in a given circumstance. You can also use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

### **Clock Input**

Table 7. Clock Input

			P-21061 ИНz, 5 V		P-21061L Hz, 3.3 V	ADSI	P-21061/ P-21061L ) MHz, and 3.3 V		P-21061 ЛНz, 5 V	
Param	eter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Timing	Requirements									
$t_{CK}$	CLKIN Period	20	100	22.5	100	25	100	30	100	ns
$t_{CKL}$	CLKIN Width Low	7		7		7		7		ns
$t_{CKH}$	CLKIN Width High	5		5		5		5		ns
t <sub>CKRF</sub>	CLKIN Rise/Fall (0.4 V to 2.0 V)		3		3		3		3	ns



Figure 9. Clock Input

### Reset

Table 8. Reset

		5 V and	d 3.3 V	
Parameter		Min	Max	Unit
Timing Require	ements			
t <sub>WRST</sub>	RESET Pulse Width Low <sup>1</sup>	4t <sub>CK</sub>		ns
t <sub>SRST</sub>	RESET Setup Before CLKIN High <sup>2</sup>	14 + DT/2	$t_CK$	ns

 $<sup>^1</sup>$  Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 100  $\mu s$  while  $\overline{RESET}$  is low, assuming stable  $V_{DD}$  and CLKIN (not including startup time of external clock oscillator).

<sup>&</sup>lt;sup>2</sup>Only required if multiple ADSP-21061s must come out of reset synchronous to CLKIN with program counters (PC) equal. Not required for multiple ADSP-21061s communicating over the shared bus (through the external port), because the bus arbitration logic automatically synchronizes itself after reset.




Figure 10. Reset

### Interrupts

### Table 9. Interrupts

		5 V and 3.3 V			
Paramete	r	Min	Max	Unit	
Timing Req	uirements				
t <sub>SIR</sub>	IRQ2-0 Setup Before CLKIN High <sup>1</sup>	18 + 3DT/4		ns	
t <sub>HIR</sub>	IRQ2–0 Hold Before CLKIN High <sup>1</sup>		12 + 3DT/4	ns	
$t_{\text{IPW}}$	IRQ2-0 Pulsewidth <sup>2</sup>	2+t <sub>CK</sub>		ns	

 $<sup>^{1}\</sup>mbox{Only}$  required for  $\overline{\mbox{IRQx}}$  recognition in the following cycle.

<sup>&</sup>lt;sup>2</sup>Applies only if t<sub>SIR</sub> and t<sub>HIR</sub> requirements are not met.




Figure 11. Interrupts

### Timer

### Table 10. Timer

			5 V and 3.3 V	
Parameter		Min	Max	Unit
Switching Cl	haracteristic			
t <sub>DTEX</sub>	CLKIN High to TIMEXP		15	ns




Figure 12. Timer

### Flags

Table 11. Flags

		5	5 V and 3.3 V	
Parameter		Min	Max	Unit
Timing Re	quirements			
t <sub>SFI</sub>	FLAG3–0 IN Setup Before CLKIN High <sup>1</sup>	8 + 5DT/16		ns
t <sub>HFI</sub>	FLAG3–0 IN Hold After CLKIN High <sup>1</sup>	0 – 5DT/16		ns
t <sub>DWRFI</sub>	FLAG3–0 IN Delay After RD/WR Low <sup>1</sup>		5 + 7DT/16	ns
t <sub>HFIWR</sub>	FLAG3–0 IN Hold After RD/WR Deasserted <sup>1</sup>	0		ns
Switching	Characteristics			
$t_{DFO}$	FLAG3-0 OUT Delay After CLKIN High		16	ns
t <sub>HFO</sub>	FLAG3-0 OUT Hold After CLKIN High	4		ns
t <sub>DFOE</sub>	CLKIN High to FLAG3-0 OUT Enable	3		ns
t <sub>DFOD</sub>	CLKIN High to FLAG3-0 OUT Disable		14	ns

 $<sup>^{1}</sup>Flag\ inputs\ meeting\ these\ setup\ and\ hold\ times\ for\ Instruction\ Cycle\ N\ will\ affect\ conditional\ instructions\ in\ Instruction\ Cycle\ N+2.$ 




Figure 13. Flags

#### Memory Read—Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-21061 is the

bus master accessing external memory space in asynchronous access mode. Note that timing for ACK, DATA,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , and  $\overline{\text{DMAGx}}$  strobe timing parameters only applies to asynchronous access mode.

Table 12. Memory Read—Bus Master

			5 V and 3.3 V	
Parameter		Min	Max	Unit
Timing Requ	irements			
$t_{DAD}$	Address, Selects Delay to Data Valid <sup>1, 2</sup>		18 + DT+W	ns
t <sub>DRLD</sub>	RD Low to Data Valid <sup>1</sup>		12 + 5DT/8 + W	ns
$t_{HDA}$	Data Hold from Address, Selects <sup>3</sup>	0.5		ns
t <sub>HDRH</sub>	Data Hold from RD High <sup>3</sup>	2.0		ns
$t_{DAAK}$	ACK Delay from Address, Selects <sup>2, 4</sup>		15 + 7DT/8 + W	ns
t <sub>DSAK</sub>	ACK Delay from $\overline{RD}$ Low <sup>4</sup>		8 + DT/2 + W	ns
Switching Cl	naracteristics			
t <sub>DRHA</sub>	Address, Selects Hold After RD High	0+H		ns
t <sub>DARL</sub>	Address, Selects to RD Low <sup>2</sup>	2 + 3DT/8		ns
$t_{RW}$	RD Pulse Width	12.5 + 5DT/8	+ W	ns
t <sub>RWR</sub>	RD High to WR, RD, DMAGx Low	8 + 3DT/8 + F	<del> </del>	ns
t <sub>SADADC</sub>	Address, Selects Setup Before ADRCLK High <sup>2</sup>	0 + DT/4		ns

W = (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

 $HI = t_{CK}$  (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

 $H = t_{CK}$  (if an address hold cycle occurs as specified in WAIT register; otherwise H = 0).

<sup>&</sup>lt;sup>4</sup>ACK delay/setup: user must meet t<sub>DAAK</sub> or t<sub>DSAK</sub> or synchronous specification t<sub>SACKC</sub> (Table 13 on Page 25) for deassertion of ACK (Low), all three specifications must be met for assertion of ACK (High).




Figure 14. Memory Read—Bus Master

 $<sup>^{1}\,\</sup>mathrm{Data}$  delay/setup: user must meet  $t_{\mathrm{DAD}}$  or  $t_{\mathrm{DRLD}}$  or synchronous spec  $t_{\mathrm{SSDATI}}.$ 

<sup>&</sup>lt;sup>2</sup>The falling edge of MSx, SW, BMS is referenced.

<sup>&</sup>lt;sup>3</sup> Data hold: user must meet t<sub>HDA</sub> or t<sub>HDRH</sub> or synchronous spec t<sub>HSDATI</sub>. See Example System Hold Time Calculation on Page 43 for the calculation of hold times given capacitive and dc loads.

### Memory Write—Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-21061 is the

bus master accessing external memory space in asynchronous access mode. Note that timing for ACK, DATA,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , and  $\overline{\text{DMAGx}}$  strobe timing parameters only applies to asynchronous access mode.

Table 13. Memory Write—Bus Master

		5 V	and 3.3 V	
Parame	Parameter		Max	Unit
Timing R	equirements			
$t_{DAAK}$	ACK Delay from Address, Selects <sup>1, 2</sup>		15 + 7DT/8 + W	ns
$t_{DSAK}$	ACK Delay from WR Low <sup>1</sup>		8 + DT/2 + W	ns
Switchin	g Characteristics			
$t_{DAWH}$	Address, Selects to WR Deasserted <sup>2</sup>	17 + 15DT/16 + W		ns
$t_{DAWL}$	Address, Selects to $\overline{\text{WR}}  \text{Low}^2$	3 + 3DT/8		ns
$t_{WW}$	WR Pulse Width	13 + 9DT/16 + W		ns
$t_{DDWH}$	Data Setup Before WR High	7 + DT/2 + W		ns
$t_{DWHA}$	Address Hold After WR Deasserted	1 + DT/16 + H		ns
t <sub>DATRWH</sub>	Data Disable After WR Deasserted <sup>3</sup>	1 + DT/16 + H	6+DT/16+H	ns
$t_{WWR}$	$\overline{\text{WR}}$ High to $\overline{\text{WR}}$ , $\overline{\text{RD}}$ , $\overline{\text{DMAGx}}$ Low	8 + 7DT/16 + H		ns
$t_{DDWR}$	Data Disable Before WR or RD Low	5 + 3DT/8 + I		ns
$t_{\text{WDE}}$	WR Low to Data Enabled	-1 + DT/16		ns
t <sub>SADADC</sub>	Address, Selects to ADRCLK High <sup>2</sup>	0 + DT/4		ns

W =(number of wait states specified in WAIT register)  $\times t_{CK}$ .

 $H = t_{CK}$  (if an address hold cycle occurs, as specified in WAIT register; otherwise H = 0).

 $I = t_{CK}$  (if a bus idle cycle occurs, as specified in WAIT register; otherwise I = 0).

<sup>&</sup>lt;sup>3</sup> For more information, see Example System Hold Time Calculation on Page 43 for calculation of hold times given capacitive and dc loads.




Figure 15. Memory Write—Bus Master

<sup>&</sup>lt;sup>1</sup> ACK delay/setup: User must meet t<sub>DAAK</sub> or t<sub>DSAK</sub> or synchronous specification t<sub>SAKC</sub> for deassertion of ACK (low), all three specifications must be met for assertion of ACK (high).

<sup>&</sup>lt;sup>2</sup>The falling edge of  $\overline{MSx}$ ,  $\overline{SW}$ ,  $\overline{BMS}$  is referenced.

### Synchronous Read/Write—Bus Master

Use these specifications for interfacing to external memory systems that require CLKIN—relative timing or for accessing a slave ADSP-21061 (in multiprocessor memory space). These synchronous switching characteristics are also valid during asynchronous memory reads and writes except where noted (see Memory Read—Bus Master on Page 24 and Memory WriteBus Master on Page 25). When accessing a slave ADSP-21061, these switching characteristics must meet the slave's timing requirements for synchronous read/writes (see Synchronous Read/Write—Bus Slave on Page 28). The slave ADSP-21061 must also meet these (bus master) timing requirements for data and acknowledge setup and hold times.

Table 14. Synchronous Read/Write—Bus Master

		5 V	and 3.3 V	
Parameter		Min	Max	Unit
Timing Requi	irements			
t <sub>SSDATI</sub>	Data Setup Before CLKIN $(50 \text{ MHz}, t_{CK} = 20 \text{ ns})^1$	2 + DT/8 1.5 + DT/8		ns
t <sub>HSDATI</sub>	Data Hold After CLKIN	3.5 – DT/8		ns
t <sub>DAAK</sub>	ACK Delay After Address, Selects <sup>2, 3</sup>		15 + 7DT/8 + W	ns
t <sub>SACKC</sub>	ACK Setup Before CLKIN <sup>3</sup>	6.5+DT/4		ns
t <sub>HACK</sub>	ACK Hold After CLKIN	-1 - DT/4		ns
Switching Ch	aracteristics			
t <sub>DADRO</sub>	Address, MSx, BMS, SW Delay After CLKIN <sup>2</sup>		6.5 – DT/8	ns
t <sub>HADRO</sub>	Address, MSx, BMS, SW Hold After CLKIN	-1 - DT/8		ns
t <sub>DPGC</sub>	PAGE Delay After CLKIN	9 + DT/8	16 + DT/8	ns
t <sub>DRDO</sub>	RD High Delay After CLKIN	-1.5 - DT/8	4 – DT/8	ns
t <sub>DWRO</sub>	WR High Delay After CLKIN (50 MHz, t <sub>CK</sub> = 20 ns)	-2.5 - 3DT/16 -1.5 - 3DT/16	4 – 3DT/16 4 – 3DT/16	ns
$t_{DRWL}$	RD/WR Low Delay After CLKIN	8 + DT/4	12 + DT/4	ns
t <sub>SDDATO</sub>	Data Delay After CLKIN		19 + 5DT/16	ns
t <sub>DATTR</sub>	Data Disable After CLKIN <sup>4</sup>	0 – DT/8	7 – DT/8	ns
t <sub>DADCCK</sub>	ADRCLK Delay After CLKIN	4 + DT/8	10 + DT/8	ns
t <sub>ADRCK</sub>	ADRCLK Period	t <sub>CK</sub>		ns
t <sub>ADRCKH</sub>	ADRCLK Width High	$(t_{CK}/2-2)$		ns
t <sub>ADRCKL</sub>	ADRCLK Width Low	$(t_{CK}/2 - 2)$		ns

<sup>&</sup>lt;sup>1</sup>This specification applies to the ADSP-21061KS-200 (5 V, 50 MHz) operating at t<sub>CK</sub> < 25 ns. For all other devices, use the preceding timing specification of the same name.

<sup>&</sup>lt;sup>2</sup>The falling edge of  $\overline{MSx}$ ,  $\overline{SW}$ ,  $\overline{BMS}$  is referenced.

<sup>&</sup>lt;sup>3</sup> ACK delay/setup: User must meet t<sub>DAAK</sub> or t<sub>DSAK</sub> or synchronous specification t<sub>SAKC</sub> for deassertion of ACK (low), all three specifications must be met for assertion of ACK

<sup>&</sup>lt;sup>4</sup>See Example System Hold Time Calculation on Page 43 for calculation of hold times given capacitive and dc loads.




Figure 16. Synchronous Read/Write—Bus Master

### Synchronous Read/Write—Bus Slave

Use these specifications for ADSP-21061 bus master accesses of a slave's IOP registers or internal memory (in multiprocessor memory space). The bus master must meet these (bus slave) timing requirements.

Table 15. Synchronous Read/Write—Bus Slave

		5 V a	and 3.3 V	
Parameter		Min	Max	Unit
Timing Require	ments			
t <sub>SADRI</sub>	Address, SW Setup Before CLKIN	14 + DT/2		ns
t <sub>HADRI</sub>	Address, SW Hold After CLKIN		5 + DT/2	ns
t <sub>SRWLI</sub>	RD/WR Low Setup Before CLKIN <sup>1</sup>	8.5 + 5DT/16		ns
t <sub>HRWLI</sub>	RD/WR Low Hold After CLKIN 44 MHz/50 MHz <sup>2</sup>	-4 - 5DT/16 -3.5 - 5DT/16	8 + 7DT/16 8 + 7DT/16	ns
t <sub>RWHPI</sub>	RD/WR Pulse High	3		ns
t <sub>SDATWH</sub>	Data Setup Before WR High	3		ns
t <sub>HDATWH</sub>	Data Hold After WR High	1		ns
Switching Char	acteristics			
t <sub>SDDATO</sub>	Data Delay After CLKIN		19 + 5DT/16	ns
t <sub>DATTR</sub>	Data Disable After CLKIN <sup>3</sup>	0 – DT/8	7 – DT/8	ns
t <sub>DACKAD</sub>	ACK Delay After Address, SW <sup>4</sup>		8	ns
t <sub>ACKTR</sub>	ACK Disable After CLKIN <sup>2</sup>	-1 - DT/8	6 – DT/8	ns

 $<sup>^{1}</sup>$  t<sub>SRWII</sub> (min) = 9.5 + 5DT/16 when multiprocessor memory space wait state (MMSWS bit in WAIT register) is disabled; when MMSWS is enabled, t<sub>SRWII</sub> (min) = 4 + DT/8.  $^{2}$  This specification applies to the ADSP-21061LKS-176 (3.3 V, 44 MHz) and the ADSP-21061KS-200 (5 V, 50 MHz), operating at t<sub>CK</sub> < 25 ns. For all other devices, use the preceding timing specification of the same name.

<sup>&</sup>lt;sup>3</sup> See Example System Hold Time Calculation on Page 43 for calculation of hold times given capacitive and dc loads.

 $<sup>^4</sup>$ t<sub>DACKAD</sub> is true only if the address and  $\overline{\text{SW}}$  inputs have setup times (before CLKIN) greater than 10 + DT/8 and less than 19 + 3DT/4. If the address and inputs have setup times greater than 19 + 3DT/4, then ACK is valid 14 + DT/4 (max) after CLKIN. A slave that sees an address with an M field match will respond with ACK regardless of the state of MMSWS or strobes. A slave will three-state ACK every cycle with  $t_{\text{ACKTR}}$ .




Figure 17. Synchronous Read/Write—Bus Slave

### **Multiprocessor Bus Request and Host Bus Request**

Use these specifications for passing of bus mastership between multiprocessing ADSP-21061s ( $\overline{BRx}$ ) or a host processor, both synchronous and asynchronous ( $\overline{HBR}$ ,  $\overline{HBG}$ ).

Table 16. Multiprocessor Bus Request and Host Bus Request

		5 V a	nd 3.3 V	
Parameter		Min	Max	Unit
Timing Requ	uirements			
t <sub>HBGRCSV</sub>	HBG Low to RD/WR/CS Valid <sup>1</sup>		20 + 5DT/4	ns
t <sub>SHBRI</sub>	HBR Setup Before CLKIN <sup>2</sup>	20 + 3DT/4		ns
t <sub>HHBRI</sub>	HBR Hold After CLKIN <sup>2</sup>		14 + 3DT/4	ns
tshbgi	HBG Setup Before CLKIN	13 + DT/2		ns
t <sub>HHBGI</sub>	HBG Hold After CLKIN High		6 + DT/2	ns
t <sub>SBRI</sub>	BRx, CPA Setup Before CLKIN <sup>3</sup>	13 + DT/2		ns
t <sub>HBRI</sub>	BRx, CPA Hold After CLKIN High		6 + DT/2	ns
t <sub>SRPBAI</sub>	RPBA Setup Before CLKIN	20 + 3DT/4		ns
t <sub>HRPBAI</sub>	RPBA Hold After CLKIN		12 + 3DT/4	ns
Switching C	haracteristics			
t <sub>DHBGO</sub>	HBG Delay After CLKIN		7 – DT/8	ns
t <sub>HHBGO</sub>	HBG Hold After CLKIN	-2 - DT/8		ns
t <sub>DBRO</sub>	BRx Delay After CLKIN		5.5 – DT/8	ns
HBRO	BRx Hold After CLKIN	-2 - DT/8		ns
t <sub>DCPAO</sub>	CPA Low Delay After CLKIN <sup>4</sup>		6.5 – DT/8	ns
TRCPA	CPA Disable After CLKIN	-2 - DT/8	4.5 – DT/8	ns
DRDYCS	REDY (O/D) or (A/D) Low from $\overline{\text{CS}}$ and $\overline{\text{HBR}}$ Low <sup>5, 6</sup>		8	ns
TRDYHG	REDY (O/D) Disable or REDY (A/D) High from $\overline{\text{HBG}}^{5, 7}$	44 + 27DT/16		ns
ARDYTR	REDY (A/D) Disable from $\overline{CS}$ or $\overline{HBR}$ High <sup>5</sup>		10	ns

<sup>&</sup>lt;sup>1</sup> For first asynchronous access after  $\overline{HBR}$  and  $\overline{CS}$  asserted, ADDR31-0 must be a non-MMS value 1/2 t<sub>CK</sub> before  $\overline{RD}$  or  $\overline{WR}$  goes low or by t<sub>HBGRCSV</sub> after  $\overline{HBG}$  goes low. This is easily accomplished by driving an upper address signal high when  $\overline{HBG}$  is asserted. See the "Host Processor Control of the ADSP-21061" section in the *ADSP-2106x SHARC User's Manual*.

<sup>&</sup>lt;sup>2</sup>Only required for recognition in the current cycle.

 $<sup>^{3}\</sup>overline{\text{CPA}}$  assertion must meet the setup to CLKIN; deassertion does not need to meet the setup to CLKIN.

<sup>&</sup>lt;sup>4</sup>For the ADSP-21061L (3.3 V), this specification is 8.5 – DT/8 ns max.

 $<sup>^{5}(</sup>O/D)$  = open drain, (A/D) = active drive.

<sup>&</sup>lt;sup>6</sup> For the ADSP-21061L (3.3 V), this specification is 12 ns max.

 $<sup>^7</sup>$  For the ADSP-21061L (3.3 V), this specification is 40 + 23DT/16 ns min.




Figure 18. Multiprocessor Bus Request and Host Bus Request

### Asynchronous Read/Write—Host to ADSP-21061

Use these specifications for asynchronous host processor accesses of an ADSP-21061, after the host has asserted  $\overline{CS}$  and  $\overline{HBR}$  (low). After  $\overline{HBG}$  is returned by the ADSP-21061, the host

can drive the  $\overline{RD}$  and  $\overline{WR}$  pins to access the ADSP-21061's internal memory or IOP registers.  $\overline{HBR}$  and  $\overline{HBG}$  are assumed low for this timing.

Table 17. Read Cycle

		5 V	and 3.3 V	
Parameter		Min	Max	Unit
Timing Requireme	ents			
t <sub>SADRDL</sub>	Address Setup/CS Low Before RD Low <sup>1</sup>	0		ns
t <sub>HADRDH</sub>	Address Hold/CS Hold Low After RD	0		ns
t <sub>WRWH</sub>	RD/WR High Width	6		ns
t <sub>DRDHRDY</sub>	RD High Delay After REDY (O/D) Disable	0		ns
t <sub>DRDHRDY</sub>	RD High Delay After REDY (A/D) Disable	0		ns
Switching Charac	teristics			
t <sub>SDATRDY</sub>	Data Valid Before REDY Disable from Low	2		ns
t <sub>DRDYRDL</sub>	REDY (O/D) or (A/D) Low Delay After RD Low <sup>2</sup>		10	ns
t <sub>RDYPRD</sub>	REDY (O/D) or (A/D) Low Pulsewidth for Read	45 + DT		ns
t <sub>HDARWH</sub>	Data Disable After RD High	2	8	ns

<sup>&</sup>lt;sup>1</sup>Not required if  $\overline{RD}$  and address are valid  $t_{HBGRCSV}$  after  $\overline{HBG}$  goes low. For first access after  $\overline{HBR}$  asserted, ADDR31-0 must be a non-MMS value 1/2  $t_{CLK}$  before  $\overline{RD}$  or  $\overline{WR}$  goes low or by  $t_{HBGRCSV}$  after  $\overline{HBG}$  goes low. This is easily accomplished by driving an upper address signal high when  $\overline{HBG}$  is asserted. See the "Host Processor Control of the ADSP-21061" section in the ADSP-2106x SHARC User's Manual.

Table 18. Write Cycle

		5 V a	nd 3.3 V	
Parameter		Min	Max	Unit
Timing Requirem	nents			
t <sub>SCSWRL</sub>	CS Low Setup Before WR Low	0		ns
t <sub>HCSWRH</sub>	CS Low Hold After WR High	0		ns
t <sub>SADWRH</sub>	Address Setup Before WR High	5		ns
t <sub>HADWRH</sub>	Address Hold After WR High	2		ns
$t_{WWRL}$	WR Low Width	8		ns
t <sub>WRWH</sub>	RD/WR High Width	6		ns
t <sub>DWRHRDY</sub>	WR High Delay After REDY (O/D) or (A/D) Disable	0		ns
t <sub>SDATWH</sub>	Data Setup Before WR High	3		ns
	50 MHz, $t_{CK} = 20 \text{ ns}^1$	2.5		
t <sub>HDATWH</sub>	Data Hold After WR High	1		ns
Switching Charac	cteristics			
t <sub>DRDYWRL</sub>	REDY (O/D) or (A/D) Low Delay After WR/CS Low <sup>2</sup>		11	ns
t <sub>RDYPWR</sub>	REDY (O/D) or (A/D) Low Pulsewidth for Write	15		ns
t <sub>SRDYCK</sub>	REDY (O/D) or (A/D) Disable to CLKIN	1 + 7DT/16	8 + 7DT/16	ns

 $<sup>^{1}</sup>$ This specification applies to the ADSP-21061KS-200 (5 V, 50 MHz) operating at  $t_{CK}$  < 25 ns. For all other devices, use the preceding timing specification of the same name.

 $<sup>^2</sup>$  For the ADSP-21061L (3.3 V), this specification is 13.5 ns max.

<sup>&</sup>lt;sup>2</sup>For the ADSP-21061L (3.3 V), this specification is 13.5 ns max.




Figure 19. Synchronous REDY Timing




Figure 20. Asynchronous Read/Write—Host to ADSP-21061

### Three-State Timing—Bus Master, Bus Slave, HBR, SBTS

These specifications show how the memory interface is disabled (stops driving) or enabled (resumes driving) relative to CLKIN and the  $\overline{\text{SBTS}}$  pin. This timing is applicable to bus master transition cycles (BTC) and host transition cycles (HTC) as well as the  $\overline{\text{SBTS}}$  pin.

Table 19. Three-State Timing—Bus Master, Bus Slave

		5 V	and 3.3 V	
Parameter		Min	Max	Unit
Timing Requi	rements			
t <sub>STSCK</sub>	SBTS Setup Before CLKIN	12 + DT/2		ns
t <sub>HTSCK</sub>	SBTS Hold Before CLKIN		6 + DT/2	ns
Switching Ch	aracteristics			
t <sub>MIENA</sub>	Address/Select Enable After CLKIN	-1 - DT/8		ns
t <sub>MIENS</sub>	Strobes Enable After CLKIN <sup>1</sup>	-1.5 - DT/8		ns
t <sub>MIENHG</sub>	HBG Enable After CLKIN	-1.5 - DT/8		ns
t <sub>MITRA</sub>	Address/Select Disable After CLKIN		0 – DT/4	ns
t <sub>MITRS</sub>	Strobes Disable After CLKIN <sup>1</sup>		1.5 – DT/4	ns
t <sub>MITRHG</sub>	HBG Disable After CLKIN		2.0 - DT/4	ns
t <sub>DATEN</sub>	Data Enable After CLKIN <sup>2</sup>	9 + 5DT/16		ns
t <sub>DATTR</sub>	Data Disable After CLKIN <sup>2</sup>	0 - DT/8	7 – DT/8	ns
t <sub>ACKEN</sub>	ACK Enable After CLKIN <sup>2</sup>	7.5 + DT/4		ns
t <sub>ACKTR</sub>	ACK Disable After CLKIN <sup>2</sup>	-1 - DT/8	6 – DT/8	ns
t <sub>ADCEN</sub>	ADRCLK Enable After CLKIN	-2 - DT/8		ns
t <sub>ADCTR</sub>	ADRCLK Disable After CLKIN		8 – DT/4	ns
t <sub>MTRHBG</sub>	Memory Interface Disable Before HBG Low <sup>3</sup>	0 + DT/8		ns
t <sub>MENHBG</sub>	Memory Interface Enable After HBG High <sup>3</sup>	19 + DT		ns

<sup>&</sup>lt;sup>1</sup>Strobes =  $\overline{RD}$ ,  $\overline{WR}$ , PAGE,  $\overline{DMAGx}$ ,  $\overline{MSx}$ ,  $\overline{BMS}$ ,  $\overline{SW}$ .

<sup>&</sup>lt;sup>3</sup> Memory Interface = Address,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{MSx}$ ,  $\overline{SW}$ , PAGE,  $\overline{DMAGx}$ , and  $\overline{BMS}$  (in EPROM boot mode).




Figure 21. Three-State Timing (Bus Transition Cycle, SBTS Assertion)

<sup>&</sup>lt;sup>2</sup>In addition to bus master transition cycles, these specs also apply to bus master and bus slave synchronous read/write.




Figure 22. Three-State Timing (Bus Transition Cycle, SBTS Assertion)

#### **DMA Handshake**

These specifications describe the three DMA handshake modes. In all three modes,  $\overline{DMARx}$  is used to initiate transfers. For Handshake mode,  $\overline{DMAGx}$  controls the latching or enabling of data externally. For External Handshake mode, the data transfer is controlled by the ADDR31–0,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{SW}$ , PAGE,  $\overline{MS3}$ –0,

ACK, and  $\overline{DMAG}x$  signals. For Paced Master mode, the data transfer is controlled by ADDR31–0,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{MS3}$ –0, and ACK (not  $\overline{DMAG}$ ). For Paced Master mode, the Memory Read-Bus Master, Memory Write-Bus Master, and Synchronous Read/Write-Bus Master timing specifications for ADDR31–0,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{MS3}$ –0,  $\overline{SW}$ , PAGE, DATA47–0, and ACK also apply.

Table 20. DMA Handshake

		5 1	V and 3.3 V	
Paramete	r	Min	Max	Unit
Timing Red	quirements			
t <sub>SDRLC</sub>	DMARx Low Setup Before CLKIN <sup>1</sup>	5		ns
t <sub>SDRHC</sub>	DMARx High Setup Before CLKIN <sup>1</sup>	5		ns
$t_{WDR}$	DMARx Width Low (Nonsynchronous)	6		ns
t <sub>SDATDGL</sub>	Data Setup After DMAGx Low <sup>2</sup>		10 + 5DT/8	ns
t <sub>HDATIDG</sub>	Data Hold After DMAGx High	2		ns
t <sub>DATDRH</sub>	Data Valid After DMARx High <sup>2</sup>		16 + 7DT/8	ns
t <sub>DMARLL</sub>	DMARx Low Edge to Low Edge <sup>3</sup>	23 + 7DT/8		ns
t <sub>DMARH</sub>	DMARx Width High	6		ns
Switching	Characteristics			
$t_{DDGL}$	DMAGx Low Delay After CLKIN	9 + DT/4	15 + DT/4	ns
$t_{WDGH}$	DMAGx High Width	6 + 3DT/8		ns
$t_{WDGL}$	DMAGx Low Width	12 + 5DT/8		ns
$t_{\text{HDGC}}$	DMAGx High Delay After CLKIN	-2 - DT/8	6 – DT/8	ns
t <sub>VDATDGH</sub>	Data Valid Before DMAGx High <sup>4</sup>	8 + 9DT/16		ns
t <sub>DATRDGH</sub>	Data Disable After DMAGx High <sup>5</sup>	0	7	ns
$t_{DGWRL}$	WR Low Before DMAGx Low	0	2	ns
$t_{DGWRH}$	DMAGx Low Before WR High	10 + 5DT/8 +W		ns
$t_{DGWRR}$	WR High Before DMAGx High	1 + DT/16	3 + DT/16	ns
$t_{DGRDL}$	RD Low Before DMAGx Low	0	2	ns
$t_{DRDGH}$	RD Low Before DMAGx High	11 + 9DT/16 + \	W	ns
t <sub>DGRDR</sub>	RD High Before DMAGx High	0	3	ns
$t_{DGWR}$	DMAGx High to WR, RD, DMAGx Low	5 + 3DT/8 + HI		ns
$t_{DADGH}$	Address/Select Valid to DMAGx High	17 + DT		ns
t <sub>DDGHA</sub>	Address/Select Hold after DMAGx High <sup>6</sup>	-0.5		ns

W = (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

 $HI = t_{CK}$  (if data bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

 $<sup>^{\</sup>rm l}$  Only required for recognition in the current cycle.


 $<sup>^2</sup>$   $t_{SDATDGL}$  is the data setup requirement if  $\overline{DMARx}$  is not being used to hold off completion of a write. Otherwise, if  $\overline{DMARx}$  low holds off completion of the write, the data can be driven  $t_{DATDRH}$  after  $\overline{DMARx}$  is brought high.

<sup>&</sup>lt;sup>3</sup> For the ADSP-21061L (3.3 V), this specification is 23.5 + 7DT/8 ns min.

 $<sup>^4</sup>$ t<sub>VDATDGH</sub> is valid if  $\overline{DMARx}$  is not being used to hold off completion of a read. If  $\overline{DMARx}$  is used to prolong the read, then t<sub>VDATDGH</sub> = t<sub>CK</sub> - .25t<sub>CCLK</sub> - 8 + (n × t<sub>CK</sub>) where n equals the number of extra cycles that the access is prolonged.

<sup>&</sup>lt;sup>5</sup> See Example System Hold Time Calculation on Page 43 for calculation of hold times given capacitive and dc loads.

 $<sup>^6</sup>$ For the ADSP-21061L (3.3 V), this specification is -1.0 ns min.



\*MEMORY READ BUS MASTER, MEMORY WRITE BUS MASTER, OR SYNCHRONOUS READ/WRITE BUS MASTER TIMING SPECIFICATIONS FOR ADDR31–0,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{SW}}$   $\overline{\text{MS3-0}}$ , AND ACK ALSO APPLY HERE.

Figure 23. DMA Handshake

#### **Serial Ports**

To determine whether communication is possible between two devices at clock speed n, the following specifications must be confirmed: 1) frame sync delay and frame sync setup and hold, 2) data delay and data setup and hold, and 3) SCLK width.

Table 21. Serial Ports—External Clock

Parameter		Min	Max	Unit
Timing Requ	irements			
t <sub>SFSE</sub>	TFS/RFS Setup Before TCLK/RCLK <sup>1</sup>	3.5		ns
t <sub>HFSE</sub>	TFS/RFS Hold After TCLK/RCLK <sup>1, 2</sup>	4		ns
t <sub>SDRE</sub>	Receive Data Setup Before RCLK <sup>1</sup>	1.5		ns
t <sub>HDRE</sub>	Receive Data Hold After RCLK <sup>1</sup>	4		ns
t <sub>SCLKW</sub>	TCLK/RCLK Width	9		ns
t <sub>SCLK</sub>	TCLK/RCLK Period	t <sub>CK</sub>		ns

<sup>&</sup>lt;sup>1</sup>Referenced to sample edge.

Table 22. Serial Ports—Internal Clock

		!		
Parameter		Min	Max	Unit
Timing Requ	uirements			
t <sub>SFSI</sub>	TFS Setup Before TCLK <sup>1</sup> ; RFS Setup Before RCLK <sup>1</sup>	8		ns
t <sub>HFSI</sub>	TFS/RFS Hold After TCLK/RCLK <sup>1, 2</sup>	1		ns
t <sub>SDRI</sub>	Receive Data Setup Before RCLK <sup>1</sup>	3		ns
t <sub>HDRI</sub>	Receive Data Hold After RCLK <sup>1</sup>	3		ns

 $<sup>^{\</sup>rm 1}$  Referenced to sample edge.

Table 23. Serial Ports—External or Internal Clock

		5 V and 3.3 V		
Parameter		Min	Max	Unit
Switching Ch	naracteristics			
t <sub>DFSE</sub>	RFS Delay After RCLK (Internally Generated RFS) <sup>1</sup>		13	ns
t <sub>HOFSE</sub>	RFS Hold After RCLK (Internally Generated RFS) <sup>1</sup>	3		ns

<sup>&</sup>lt;sup>1</sup>Referenced to drive edge.

Table 24. Serial Ports—External Clock

Parameter		Min	Max	Unit
Switching Ch	aracteristics			
t <sub>DFSE</sub>	TFS Delay After TCLK (Internally Generated TFS) <sup>1</sup>		13	ns
t <sub>HOFSE</sub>	TFS Hold After TCLK (Internally Generated TFS) <sup>1</sup>	3		ns
t <sub>DDTE</sub>	Transmit Data Delay After TCLK <sup>1</sup>		16	ns
t <sub>HODTE</sub>	Transmit Data Hold After TCLK <sup>1</sup>	5		ns

<sup>&</sup>lt;sup>1</sup>Referenced to drive edge.

<sup>&</sup>lt;sup>2</sup> RFS hold after RCK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0 ns minimum from drive edge.

<sup>&</sup>lt;sup>2</sup> RFS hold after RCK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0 ns minimum from drive edge.

Table 25. Serial Ports—Internal Clock

		5 V	and 3.3 V	
Parameter		Min	Max	Unit
Switching Ch	aracteristics			
t <sub>DFSI</sub>	TFS Delay After TCLK (Internally Generated TFS) <sup>1</sup>		4.5	ns
t <sub>HOFSI</sub>	TFS Hold After TCLK (Internally Generated TFS) <sup>1</sup>	-1.5		ns
t <sub>DDTI</sub>	Transmit Data Delay After TCLK <sup>1</sup>		7.5	ns
t <sub>HDTI</sub>	Transmit Data Hold After TCLK <sup>1</sup>	0		ns
t <sub>SCLKIW</sub>	TCLK/RCLK Width	t <sub>SCLK</sub> /2 -1.5	$t_{SCLK}/2+1.5$	ns

<sup>&</sup>lt;sup>1</sup>Referenced to drive edge.

Table 26. Serial Ports—Enable and Three-State

Parameter		Min	Max	Unit
Switching Cha	aracteristics			
t <sub>DDTEN</sub>	Data Enable from External TCLK <sup>1, 2</sup>	4.5		ns
t <sub>DDTTE</sub>	Data Disable from External TCLK <sup>1</sup>		10.5	ns
t <sub>DDTIN</sub>	Data Enable from Internal TCLK <sup>1</sup>	0		ns
t <sub>DDTTI</sub>	Data Disable from Internal TCLK <sup>1</sup>		3	ns
t <sub>DCLK</sub>	TCLK/RCLK Delay from CLKIN		22 + 3DT/8	ns
t <sub>DPTR</sub>	SPORT Disable After CLKIN		17	ns


 $<sup>^{1}\</sup>mathrm{Referenced}$  to drive edge.

Table 27. Serial Ports—External Late Frame Sync


		5 V and 3.3 V		
Parameter		Min	Max	Unit
Switching Chard	ncteristics			
t <sub>DDTLFSE</sub>	Data Delay from Late External TFS or External RFS with MCE = 1, MFD = $0^1$		12	ns
t <sub>DDTENFS</sub>	Data Enable from Late FS or MCE = 1, MFD = $0^1$	3.5		ns

 $<sup>^{1}\,\</sup>text{MCE}$  = 1, TFS enable and TFS valid follow  $t_{\text{DDTLFSE}}$  and  $t_{\text{DDTENFS}}.$ 

 $<sup>^2 \</sup>mbox{For the ADSP-21061L}$  (3.3 V), this specification is 3.5 ns min.



NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.



NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.





Figure 24. Serial Ports

### **EXTERNAL RFS WITH MCE = 1, MFD = 0**



#### LATE EXTERNAL TFS




Figure 25. Serial Ports—External Late Frame Sync

#### JTAG Test Access Port and Emulation

For JTAG Test Access Port and Emulation, see Table 28 and Figure 26.

Table 28. JTAG Test Access Port and Emulation

			5 V and 3.3 V	
Parameter		Min	Max	Unit
Timing Requ	irements			
t <sub>TCK</sub>	TCK Period	t <sub>CK</sub>		ns
t <sub>STAP</sub>	TDI, TMS Setup Before TCK High	t <sub>CK</sub>		ns
t <sub>HTAP</sub>	TDI, TMS Hold After TCK High	6		ns
t <sub>SSYS</sub>	System Inputs Setup Before TCK Low <sup>1</sup>	7		ns
t <sub>HSYS</sub>	System Inputs Hold After TCK Low <sup>1</sup>	18		ns
t <sub>TRSTW</sub>	TRST Pulse Width	4t <sub>CK</sub>		ns
Switching Ch	naracteristics			
t <sub>DTDO</sub>	TDO Delay from TCK Low		13	ns
t <sub>DSYS</sub>	System Outputs Delay After TCK Low <sup>2</sup>		18.5	ns

 $<sup>^{1}</sup> System\ Inputs = DATA47-0,\ ADDR31-0,\ \overline{RD},\ \overline{WR},\ ACK,\ \overline{SBTS},\ \overline{HBR},\ \overline{HBG},\ \overline{CS},\ \overline{DMAR1},\ \overline{DMAR2},\ \overline{BR6-1},\ ID2-0,\ RPBA,\ \overline{IRQ2-0},\ FLAG3-0,\ \overline{CPA},\ DR0,\ DR1,\ TCLK0,\ TCLK1,\ RCLK0,\ RCLK1,\ TFS0,\ TFS1,\ RFS0,\ RFS1,\ \underline{EBOOT},\ LBOOT,\ \overline{BMS},\ CLKIN,\ \overline{RESET}.$ 

 $<sup>^2</sup> System \ Outputs = DATA47-0, ADDR31-0, \overline{MS3-0}, \overline{RD}, \overline{WR}, \overline{SW}, ACK, ADRCLK, CLKOUT, \overline{HBG}, REDY, \overline{DMAG1}, \overline{DMAG2}, \overline{BR6-1}, \overline{CPA}, FLAG3-0, TIMEXP, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, \overline{BMS}.$ 




Figure 26. JTAG Test Access Port and Emulation

#### **TEST CONDITIONS**

#### **Output Disable Time**

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by  $\Delta V$  is dependent on the capacitive load,  $C_L$ , and the load current,  $I_L$ . This decay time can be approximated by the following equation:

$$P_{EXT} = \frac{CL\Delta V}{I_L}$$

The output disable time  $t_{DIS}$  is the difference between  $t_{MEASURED}$  and  $t_{DECAY}$  as shown in Figure 27. The time  $t_{MEASURED}$  is the interval from when the reference signal switches to when the output voltage decays  $\Delta V$  from the measured output high or output low voltage.  $t_{DECAY}$  is calculated with test loads  $C_L$  and  $I_L$ , and with  $\Delta V$  equal to 0.5 V.

#### **Output Enable Time**

Output pins are considered to be enabled when they have made a transition from a high impedance state to when they start driving. The output enable time  $t_{\text{ENA}}$  is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in the Output Enable/Disable diagram (Figure 27). If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

#### **Example System Hold Time Calculation**

To determine the data output hold time in a particular system, first calculate  $t_{\text{DECAY}}$  using the equation given above. Choose  $\Delta V$  to be the difference between the ADSP-21061's output voltage and the input threshold for the device requiring the hold time. A typical  $\Delta V$  will be 0.4 V.  $C_L$  is the total bus capacitance (per data line), and  $I_L$  is the total leakage or three-state current (per data line). The hold time will be  $t_{\text{DECAY}}$  plus the minimum disable time (i.e.,  $t_{\text{DATRWH}}$  for the write cycle).




Figure 27. Output Enable/Disable




Figure 28. Equivalent Device Loading for AC Measurements (Includes All Fixtures)



Figure 29. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

#### **Output Drive Characteristics**

Figure 30 through Figure 37 show typical characteristics for the output drivers of the ADSP-21061 (5 V) and ADSP-21061L (3 V). The curves represent the current drive capability and switching behavior of the output drivers as a function of resistive and capacitive loading.

#### **Capacitive Loading**

Output delays and holds are based on standard capacitive loads: 50 pF on all pins (see Figure 28). The delay and hold specifications given should be derated by a factor of 1.5 ns/50 pF for loads other than the nominal value of 50 pF. Figure 31, Figure 32, Figure 35, and Figure 36 show how output rise time varies with capacitance. Figure 33 and Figure 37 show graphically how output delays and holds vary with load capacitance. (Note that this graph or derating does not apply to output disable delays; see the previous section Output Disable Time under Test Conditions.) The graphs of Figure 31, Figure 32, Figure 35, and Figure 36 may not be linear outside the ranges shown.

### **Output Characteristics (5 V)**




Figure 30. Typical Output Drive Currents ( $V_{DD} = 5 V$ )




Figure 31. Typical Output Rise Time (10% to 90%  $V_{\rm DD}$ ) vs. Load Capacitance ( $V_{\rm DD}$  = 5 V)




Figure 32. Typical Output Rise Time (0.8 V to 2.0 V) vs. Load Capacitance ( $V_{\rm DD}$  = 5 V)




Figure 33. Typical Output Delay or Hold vs. Load Capacitance (at Maximum Case Temperature)  $(V_{DD} = 5 V)$ 

### Input/Output Characteristics (3.3 V)




Figure 34. Typical Drive Currents ( $V_{DD} = 3.3 V$ )




Figure 35. Typical Output Rise Time (10% to 90%  $V_{\rm DD}$ ) vs. Load Capacitance ( $V_{\rm DD}$  = 3.3 V)




Figure 36. Typical Output Rise Time (0.8 V to 2.0 V) vs. Load Capacitance ( $V_{DD} = 3.3 \text{ V}$ )




Figure 37. Typical Output Delay or Hold vs. Load Capacitance (at Maximum Case Temperature) ( $V_{DD} = 3.3 \text{ V}$ )

### **ENVIRONMENTAL CONDITIONS**

#### **Thermal Characteristics**

The ADSP-21061 is available in 240-lead thermally enhanced MQFP package. The top surface of the thermally enhanced MQFP contains a metal slug from which most of the die heat is dissipated. The slug is flush with the top surface of the package. Note that the metal slug is internally connected to GND through the device substrate.

The ADSP-21061L is available in 240-lead MQFP and 225-ball plastic BGA packages.

All packages are specified for a case temperature ( $T_{CASE}$ ). To ensure that the  $T_{CASE}$  is not exceeded, a heatsink and/or an airflow source may be used. A heat sink should be attached with a thermal adhesive.

$$T_{CASE} = T_{AMB} + (PD \ \theta_{CA})$$

T<sub>CASE</sub> = Case temperature (measured on top surface of package)

 $T_{AMB}$  = Ambient temperature °C

PD =Power dissipation in W (this value depends upon the specific application; a method for calculating PD is shown under Power Dissipation).

 $\theta_{CA}$  =Value from tables below.

Table 29. ADSP-21061 (5 V Thermally Enhanced ED/MQFP Package)

Parameter	Condition (Linear Ft./Min.)	Typical	Unit
$\theta_{CA}$	Airflow = 0	10	°C/W
	Airflow = 100	9	
	Airflow = 200	8	
	Airflow = 400	7	
	Airflow = 600	6	

Table 30. ADSP-21061L (3.3 V MQFP Package)

Parameter	Condition (Linear Ft./Min.)	Typical	Unit
$\theta_{CA}$	Airflow = 0	19.6	°C/W
	Airflow = 100	17.6	
	Airflow = 200	15.6	
	Airflow = 400	13.9	
	Airflow = 600	12.2	

Table 31. ADSP-21061L (3.3 V PBGA Package)

Parameter	Typical	Unit	
$\theta_{CA}$	Airflow = 0	19.0	°C/W
	Airflow = 200	13.6	
	Airflow = 400	11.2	

### 225-BALL PBGA PIN CONFIGURATIONS

Table 32. ADSP-21061L 225-Lead Metric PBGA (B-225-2) Pin Assignments

Pin	PBGA	Pin	PBGA	Pin	PBGA	Pin	PBGA	Pin	PBGA
Name	Pin Number	Name	Pin Number	Name	Pin Number	Name	Pin Number	Name	Pin Number
BMS	A01	ADDR25	D01	ADDR14	G01	ADDR6	K01	EMU	N01
ADDR30	A02	ADDR26	D02	ADDR15	G02	ADDR5	K02	TDO	N02
DMAR2	A03	MS2	D03	ADDR16	G03	ADDR3	K03	ĪRQ0	N03
DT1	A04	ADDR29	D04	ADDR19	G04	ADDR0	K04	IRQ1	N04
RCLK1	A05	DMAR1	D05	GND	G05	ICSA	K05	ID2	N05
TCLK0	A06	TFS1	D06	$V_{DD}$	G06	GND	K06	NC	N06
RCLK0	A07	CPA	D07	$V_{DD}$	G07	$V_{DD}$	K07	NC	N07
ADRCLK	A08	HBG	D08	$V_{DD}$	G08	$V_{DD}$	K08	NC	N08
CS	A09	DMAG2	D09	$V_{DD}$	G09	$V_{DD}$	K09	NC	N09
CLKIN	A10	BR5	D10	$V_{DD}$	G10	GND	K10	NC	N10
PAGE	A11	BR1	D11	GND	G11	GND	K11	NC	N11
BR3	A12	DATA40	D12	DATA22	G12	DATA8	K12	NC	N12
DATA47	A13	DATA37	D13	DATA25	G13	DATA11	K13	NC	N13
DATA44	A14	DATA35	D14	DATA24	G14	DATA13	K14	DATA1	N14
DATA42	A15	DATA34	D15	DATA23	G15	DATA14	K15	DATA3	N15
MS0	B01	ADDR21	E01	ADDR12	H01	ADDR2	L01	TRST	P01
SW	B02	ADDR22	E02	ADDR11	H02	ADDR1	L02	TMS	P02
ADDR31	B03	ADDR24	E03	ADDR13	H03	FLAG0	L03	EBOOT	P03
HBR	B04	ADDR27	E04	ADDR10	H04	FLAG3	L04	ID0	P04
DR1	B05	GND	E05	GND	H05	RPBA	L05	NC	P05
DT0	B06	GND	E06	$V_{DD}$	H06	GND	L06	NC	P06
DR0	B07	GND	E07	$V_{DD}$	H07	GND	L07	NC	P07
REDY	B08	GND	E08	$V_{DD}$	H08	GND	L08	NC	P08
RD	B09	GND	E09	$V_{DD}$	H09	GND	L09	NC	P09
ACK	B10	GND	E10	$V_{DD}$	H10	GND	L10	NC	P10
BR6	B11	NC	E11	GND	H11	NC	L11	NC	P11
BR2	B12	DATA33	E12	DATA18	H12	DATA4	L12	NC	P12
DATA45	B13	DATA30	E13	DATA19	H13	DATA7	L13	NC	P13
DATA43	B14	DATA32	E14	DATA21	H14	DATA9	L14	NC	P14
DATA39	B15	DATA31	E15	DATA20	H15	DATA10	L15	DATA0	P15
MS3	C01	ADDR17	F01	ADDR9	J01	FLAG1	M01	TCK	R01
MS1	C02	ADDR18	F02	ADDR8	J02	FLAG2	M02	ĪRQ2	R02
ADDR28	C03	ADDR20	F03	ADDR7	J03	TIMEXP	M03	RESET	R03
SBTS	C04	ADDR23	F04	ADDR4	J04	TDI	M04	ID1	R04
TCLK1	C05	GND	F05	GND	J05	LBOOT (GND)	M05	NC	R05
RFS1	C06	GND	F06	$V_{DD}$	J06	NC	M06	NC	R06
TFS0	C07	$V_{DD}$	F07	$V_{DD}$	J07	NC	M07	NC	R07
RFS0	C08	$V_{DD}$	F08	$V_{DD}$	J08	NC	M08	NC	R08
WR	C09	$V_{DD}$	F09	$V_{DD}$	J09	NC	M09	NC	R09
DMAG1	C10	GND	F10	$V_{DD}$	J10	NC	M10	NC	R10
BR4	C11	GND	F11	GND	J11	NC	M11	NC	R11
DATA46	C12	DATA29	F12	DATA12	J12	NC	M12	NC	R12

Table 32. ADSP-21061L 225-Lead Metric PBGA (B-225-2) Pin Assignments (Continued)

Pin Name	PBGA Pin Number								
DATA41	C13	DATA26	F13	DATA15	J13	DATA2	M13	NC	R13
DATA38	C14	DATA28	F14	DATA16	J14	DATA5	M14	NC	R14
DATA36	C15	DATA27	F15	DATA17	J15	DATA6	M15	NC	R15

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	,
DATA42	DATA44	DATA47	BR3	PAGE	CLKIN	<del>CS</del>	ADRCLK	RCLK0	TCLK0	RCLK1	DT1	DMAR2	ADDR30	BMS	Α
DATA39	DATA43	DATA45	BR2	BR6	ACK	RD	REDY	DR0	DT0	DR1	HBR	ADDR31	SW	MS0	В
DATA36	DATA38	DATA41	DATA46	BR4	DMAG1	WR	RFS0	TFS0	RFS1	TCLK1	SBTS	ADDR28	MS1	MS3	С
DATA34	DATA35	DATA37	DATA40	BR1	BR5	DMAG2	HBG	СРА	TFS1	DMAR1	ADDR29	MS2	ADDR26	ADDR25	D
DATA31	DATA32	DATA30	DATA33	NC	GND	GND	GND	GND	GND	GND	ADDR27	ADDR24	ADDR22	ADDR21	E
DATA27	DATA28	DATA26	DATA29	GND	GND	v <sub>DD</sub>	V <sub>DD</sub>	v <sub>DD</sub>	GND	GND	ADDR23	ADDR20	ADDR18	ADDR17	F
DATA23	DATA24	DATA25	DATA22	GND	V <sub>DD</sub>	GND	ADDR19	ADDR16	ADDR15	ADDR14	G				
DATA20	DATA21	DATA19	DATA18	GND	V <sub>DD</sub>	GND	ADDR10	ADDR13	ADDR11	ADDR12	н				
DATA17	DATA16	DATA15	DATA12	GND	V <sub>DD</sub>	GND	ADDR4	ADDR7	ADDR8	ADDR9	J				
DATA14	DATA13	DATA11	DATA8	GND	GND	v <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	GND	ICSA	ADDR0	ADDR3	ADDR5	ADDR6	K
DATA10	DATA9	DATA7	DATA4	NC	GND	GND	GND	GND	GND	RPBA	FLAG3	FLAG0	ADDR1	ADDR2	L
DATA6	DATA5	DATA2	NC	NC	NC	NC	NC	NC	NC	LBOOT (GND)	TDI	TIMEXP	FLAG2	FLAG1	М
DATA3	DATA1	NC	NC	NC	NC	NC	NC	NC	NC	ID2	IRQ1	ĪRQ0	TDO	EMU	N
DATA0	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	ID0	EBOOT	тмѕ	TRST	Р
NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	ID1	RESET	ĪRQ2	тск	R

NC = NO CONNECT


Figure 38. BGA Pin Assignments (Top View, Summary)

### 240-LEAD MQFP PIN CONFIGURATIONS

Table 33. ADSP-21061 MQFP/ED (SP-240); ADSP-21061L MQFP (S-240) Pin Assignments

Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.
TDI	1	ADDR20	41	TCLK0	81	DATA41	121	DATA14	161	NC	201
TRST	2	ADDR21	42	TFS0	82	DATA40	122	DATA13	162	NC	202
$V_{DD}$	3	GND	43	DR0	83	DATA39	123	DATA12	163	NC	203
TDO	4	ADDR22	44	RCLK0	84	$V_{DD}$	124	GND	164	NC	204
TIMEXP	5	ADDR23	45	RFS0	85	DATA38	125	DATA11	165	$V_{DD}$	205
<b>EMU</b>	6	ADDR24	46	$V_{DD}$	86	DATA37	126	DATA10	166	NC	206
ICSA	7	$V_{DD}$	47	$V_{DD}$	87	DATA36	127	DATA9	167	NC	207
FLAG3	8	GND	48	GND	88	GND	128	$V_{DD}$	168	NC	208
FLAG2	9	$V_{DD}$	49	ADRCLK	89	NC	129	DATA8	169	NC	209
FLAG1	10	ADDR25	50	REDY	90	DATA35	130	DATA7	170	NC	210
FLAG0	11	ADDR26	51	HBG	91	DATA34	131	DATA6	171	NC	211
GND	12	ADDR27	52	CS	92	DATA33	132	GND	172	GND	212
ADDR0	13	GND	53	RD	93	$V_{DD}$	133	DATA5	173	NC	213
ADDR1	14	MS3	54	WR	94	V <sub>DD</sub>	134	DATA4	174	NC	214
$V_{DD}$	15	MS2	55	GND	95	GND	135	DATA3	175	NC	215
ADDR2	16	MS1	56	$V_{DD}$	96	DATA32	136	$V_{DD}$	176	NC	216
ADDR3	17	MS0	57	GND	97	DATA31	137	DATA2	177	NC	217
ADDR4	18	SW	58	CLKIN	98	DATA30	138	DATA1	178	NC	218
GND	19	BMS	59	ACK	99	GND	139	DATA0	179	$V_{DD}$	219
ADDR5	20	ADDR28	60	DMAG2	100	DATA29	140	GND	180	GND	220
ADDR6	21	GND	61	DMAG1	101	DATA28	141	GND	181	$V_{DD}$	221
ADDR7	22	$V_{DD}$	62	PAGE	102	DATA27	142	NC	182	NC	222
$V_{DD}$	23	$V_{DD}$	63	$V_{DD}$	103	$V_{DD}$	143	NC	183	NC	223
ADDR8	24	ADDR29	64	BR6	104	$V_{DD}$	144	NC	184	NC	224
ADDR9	25	ADDR30	65	BR5	105	DATA26	145	NC	185	NC	225
ADDR10	26	ADDR31	66	BR4	106	DATA25	146	NC	186	NC	226
GND	27	GND	67	BR3	107	DATA24	147	NC	187	NC	227
ADDR11	28	SBTS	68	BR2	108	GND	148	$V_{DD}$	188	GND	228
ADDR12	29	DMAR2	69	BR1	109	DATA23	149	NC	189	ID2	229
ADDR13	30	DMAR1	70	GND	110	DATA22	150	NC	190	ID1	230
$V_{DD}$	31	HBR	71	$V_{DD}$	111	DATA21	151	NC	191	ID0	231
ADDR14	32	DT1	72	GND	112	$V_{DD}$	152	NC	192	LBOOT (GND)	232
ADDR15	33	TCLK1	73	DATA47	113	DATA20	153	NC	193	RPBA	233
GND	34	TFS1	74	DATA46	114	DATA19	154	NC	194	RESET	234
ADDR16	35	DR1	75	DATA45	115	DATA18	155	GND	195	EBOOT	235
ADDR17	36	RCLK1	76	$V_{DD}$	116	GND	156	GND	196	ĪRQ2	236
ADDR18	37	RFS1	77	DATA44	117	DATA17	157	$V_{DD}$	197	ĪRQ1	237
$V_{DD}$	38	GND	78	DATA43	118	DATA16	158	NC	198	ĪRQ0	238
$V_{DD}$	39	CPA	79	DATA42	119	DATA15	159	NC	199	TCK	239
ADDR19	40	DT0	80	GND	120	$V_{DD}$	160	NC	200	TMS	240

### **OUTLINE DIMENSIONS**



 $\textit{Figure 39. } 240\text{-Lead Metric Quad Flat Package, Thermally Enhanced } [\textit{MQFP/ED}] \ (\textit{SP-240-2})$ 




Figure 40. 240-Lead Metric Quad Flat Package, [MQFP] (S-240)




Figure 41. 225-Ball Plastic Ball Grid Array [PBGA] (B-225-2)

#### **SURFACE-MOUNT DESIGN**

Table 34 is provided as an aide to PCB design. For industry-standard design recommendations, refer to IPC-7351, *Generic Requirements for Surface-Mount Design and Land Pattern Standard*.

Table 34. BGA Data for Use with Surface-Mount Design

Package	Ball Attach Type	Solder Mask Opening	Ball Pad Size
225-Ball Grid Array (PBGA)	Solder Mask Defined	0.63 mm diameter	0.73 mm diameter

#### **ORDERING GUIDE**

		Temperature	Instruction	On-Chip	Operating		Package
Model	Notes	Range	Rate	SRAM	Voltage	Package Description	Option
ADSP-21061KS-133		0°C to 85°C	33 MHz	1M Bit	5 V	240-Lead MQFP_ED	SP-240-2
ADSP-21061KSZ-133	1	0°C to 85°C	33 MHz	1M Bit	5 V	240-Lead MQFP_ED	SP-240-2
ADSP-21061KS-160		0°C to 85°C	40 MHz	1M Bit	5 V	240-Lead MQFP_ED	SP-240-2
ADSP-21061KSZ-160	1	0°C to 85°C	40 MHz	1M Bit	5 V	240-Lead MQFP_ED	SP-240-2
ADSP-21061KS-200		0°C to 85°C	50 MHz	1M Bit	5 V	240-Lead MQFP_ED	SP-240-2
ADSP-21061KSZ-200	1	0°C to 85°C	50 MHz	1M Bit	5 V	240-Lead MQFP_ED	SP-240-2
ADSP-21061LKB-160		0°C to 85°C	40 MHz	1M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21061LKBZ-160	1	0°C to 85°C	40 MHz	1M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21061LKSZ-160	1	0°C to 85°C	40 MHz	1M Bit	3.3 V	240-Lead MQFP	S-240
ADSP-21061LASZ-176	1	-40°C to +85°C	44 MHz	1M Bit	3.3 V	240-Lead MQFP	S-240
ADSP-21061LKSZ-176	1	0°C to 85°C	44 MHz	1M Bit	3.3 V	240-Lead MQFP	S-240

<sup>&</sup>lt;sup>1</sup>Z = RoHS Compliant Part.

