

Isolated, 4 A Dual-Channel Gate Driver

Data Sheet

ADuM3220/ADuM3221

FEATURES

4 A peak output current

Precise timing characteristics

60 ns maximum isolator and driver propagation delay

5 ns maximum channel-to-channel matching

High junction temperature operation: 125°C

3.3 V to 5 V input logic

4.5 V to 18 V output drive

UVLO at 2.5 V VDD1

ADuM3220A/ADuM3221A UVLO at 4.1 V VDD2

ADuM3220B/ADuM3221B UVLO at 7.0 V VDD2

Thermal shutdown protection at >150°C

Output shoot-through logic protection on the ADuM3220

Default low output

High frequency operation: dc to 1 MHz

CMOS input logic levels

High common-mode transient immunity: >25 kV/μs

Enhanced system-level ESD performance per IEC 61000-4-x

Safety and regulatory approvals

UL recognition

2500 V rms for 1 minute per UL 1577

CSA Component Acceptance Notice #5A

VDE certificate of conformity

DIN V VDE V 0884-10 (VDE V 0884-10):2006-12

V_{IORM} = 560 V peak

Small footprint and low profile

Narrow body, RoHS-compliant, 8-lead SOIC

5 mm × 6 mm × 1.6 mm

Qualified for automotive applications

APPLICATIONS

Isolated synchronous dc-to-dc converters MOSFET/IGBT gate drivers

GENERAL DESCRIPTION


The ADuM3220/ADuM3221¹ are isolated, 4 A dual-channel gate drivers based on the Analog Devices, Inc., *i*Coupler® technology. Combining high speed CMOS and monolithic transformer technology, these isolation components provide outstanding performance characteristics superior to the alternatives, such as the combination of pulse transformers and gate drivers.


The ADuM3220/ADuM3221 provide digital isolation in two independent isolation channels. They have a maximum propagation delay of 60 ns and 5 ns channel-to-channel matching. In comparison to gate drivers that employ high voltage level translation methodologies, the ADuM3220/ADuM3221 offer the benefit of true, galvanic isolation between the input and each output, enabling voltage translation across the isolation barrier. The ADuM3220 has shoot-through protection logic, which prevents both outputs from being on at the same time, whereas the ADuM3221 allows both outputs to be on at the same time. Both parts offer a default output low characteristic as required for gate drive applications.

The ADuM3220/ADuM3221 operate with an input supply voltage ranging from 3.0 V to 5.5 V, providing compatibility with lower voltage systems. The outputs of the ADuM3220A/ADuM3221A can be operated at supply voltages from 4.5 V to 18 V. The outputs of the ADuM3220B/ADuM3221B can be operated at supply voltages from 7.6 V to 18 V.

The junction temperature of the ADuM3220/ADuM3221 is specified from -40°C to +125°C.

FUNCTIONAL BLOCK DIAGRAMS





Rev. C

Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.

¹ Protected by U.S. Patents 5,952,849; 6,873,065; 7,075,239.

TABLE OF CONTENTS

| Features |
|--|
| Applications1 |
| General Description1 |
| Functional Block Diagrams1 |
| Revision History2 |
| Specifications |
| Electrical Characteristics—5 V Operation 3 |
| Electrical Characteristics—3.3 V Operation |
| Package Characteristics |
| Regulatory Information |
| Insulation and Safety-Related Specifications |
| · |
| DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics |
| Recommended Operating Conditions |
| Absolute Maximum Ratings |
| |
| ESD Caution |
| REVISION HISTORY |
| 10/12—Rev. B to Rev. C |
| Changes to Features Section and General Description Section 1 |
| Created Hyperlink for Safety and Regulatory Approvals |
| Entry in Features Section |
| Added Output Pulsed Source Resistance Parameter |
| and Output Pulsed Sink Resistance Parameter to Table 1 3 |
| Added Output Pulsed Source Resistance Parameter |
| and Output Pulsed Sink Resistance Parameter to Table 2 4 Added IC Junction-to-Ambient Thermal Resistance |
| Parameter to Table 3 |
| Changes to Introductory Sentence of Regulatory |
| Information Section |
| Changed Supply Voltage Ranges Parameter in Table 8 |
| Changes to Table 9 |
| Changes to Table 11 and Table 12 |
| Added Figure 17 and Figure 18; Renumbered Sequentially 11 |
| Moved Figure 21 |
| |
| Changes to Power Consumption Section and Insulation |
| Changes to Power Consumption Section and Insulation Lifetime Section |
| Changes to Power Consumption Section and Insulation Lifetime Section |

| Pin Configuration and Function Descriptions | 8 |
|---|------|
| Typical Performance Characteristics | 9 |
| Applications Information | 12 |
| PC Board Layout | 12 |
| Propagation Delay-Related Parameters | 12 |
| Thermal Limitations and Switch Load Characteristics | 12 |
| Output Load Characteristics | 12 |
| DC Correctness and Magnetic Field Immunity | 13 |
| Power Consumption | 14 |
| Insulation Lifetime | 14 |
| Outline Dimensions | . 15 |
| Ordering Guide | 15 |
| Automotive Products | 15 |
| | |

3/11—Rev. A to Rev. B

| Added ADuM3220BRZ and ADuM3221BRZ models Universal |
|--|
| Changes to Features Section and General Description Section1 |
| Changes to Table 1 |
| Changes to Table 24 |
| Added Figure 17 and Figure 18; Renumbered Sequentially 11 |
| Changes to Ordering Guide |
| |

1/11—Rev. 0 to Rev. A

| Added ADuM3221Uni | iversal |
|--|---------|
| | |
| Changes to Features Section and General Description Sect | 10n1 |
| Added Figure 2; Renumbered Sequentially | 1 |
| Changes to Endnote 3, Endnote 4, and Endnote 5, Table 1. | 3 |
| Changes to Endnote 3, Endnote 4, and Endnote 5, Table 2. | 4 |
| Changes to Table 8 | 7 |
| Changes to Figure 4, Table 10, and Table 11 | 8 |
| Added Table 12; Renumbered Sequentially | 8 |
| Added Figure 8 | 9 |
| Change to Figure 19 and DC Correctness and Magnetic Fi | eld |
| Immunity Section | 12 |
| Changes to Ordering Guide | 14 |
| | |

4/10—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—5 V OPERATION

All voltages are relative to their respective ground. 4.5 V \leq V $_{\rm DD1} \leq$ 5.5 V, 4.5 V \leq V $_{\rm DD2} \leq$ 18 V, unless stated otherwise. All minimum/ maximum specifications apply over T $_{\rm J} = -40^{\circ}$ C to +125°C. All typical specifications are at T $_{\rm J} = 25^{\circ}$ C, V $_{\rm DD1} = 5$ V, V $_{\rm DD2} = 10$ V. Switching specifications are tested with CMOS signal levels.

Table 1.

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions/Comments |
|--|---|----------------------|------------------|----------------------|---------|---|
| DC SPECIFICATIONS | | | | | | |
| Input Supply Current, Two Channels, Quiescent | I _{DDI(Q)} | | 1.2 | 1.5 | mA | |
| Output Supply Current, Two Channels, Quiescent | I _{DDO(Q)} | | 4.7 | 10 | mA | |
| Total Supply Current, Two Channels ¹ | | | | | | |
| DC to 1 MHz | | | | | | |
| V _{DD1} Supply Current | I _{DD1(O)} | | 1.4 | 1.7 | mA | DC to 1 MHz logic signal frequency |
| V _{DD2} Supply Current | I _{DD2(Q)} | | 11 | 17 | mA | DC to 1 MHz logic signal frequency |
| Input Currents | I _{IA} , I _{IB} | -10 | +0.01 | +10 | μΑ | $0 \text{ V} \leq V_{IA}, V_{IB} \leq V_{DD1}$ |
| Logic High Input Threshold | V _{IH} | $0.7 \times V_{DD1}$ | | | V | |
| Logic Low Input Threshold | V _{IL} | | | $0.3 \times V_{DD1}$ | V | |
| Logic High Output Voltages | V_{OAH} , V_{OBH} | $V_{DD2} - 0.1$ | V_{DD2} | | V | $I_{Ox} = -20 \text{ mA}, V_{Ix} = V_{IxH}$ |
| Logic Low Output Voltages | V_{OAL} , V_{OBL} | | 0.0 | 0.15 | V | $I_{Ox} = +20 \text{ mA}, V_{Ix} = V_{IxL}$ |
| Undervoltage Lockout, V _{DD2} Supply | | | | | | |
| ADuM3220A/ADuM3221A | | | | | | |
| Positive-Going Threshold | V_{DD2UV+} | | 4.1 | 4.4 | V | |
| Negative-Going Threshold | V_{DD2UV-} | 3.2 | 3.7 | | V | |
| Hysteresis | V_{DD2UVH} | | 0.4 | | V | |
| ADuM3220B/ADuM3221B | | | | | | |
| Positive-Going Threshold | V_{DD2UV+} | | 7.0 | 7.5 | V | |
| Negative-Going Threshold | V_{DD2UV-} | 6.0 | 6.5 | | ٧ | |
| Hysteresis | V_{DD2UVH} | | 0.5 | | V | |
| Output Short-Circuit Pulsed Current ² | I _{OA(SC)} , I _{OB(SC)} | 2.0 | 4.0 | | Α | $V_{DD2} = 10 \text{ V}$ |
| Output Pulsed Source Resistance | R _{OA} , R _{OB} | 0.3 | 1.3 | 3.0 | Ω | $V_{DD2} = 10 \text{ V}$ |
| Output Pulsed Sink Resistance | R _{OA} , R _{OB} | 0.3 | 0.9 | 3.0 | Ω | $V_{DD2} = 10 \text{ V}$ |
| SWITCHING SPECIFICATIONS | | | | | | |
| Pulse Width ³ | PW | 50 | | | ns | $C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}$ |
| Data Rate ⁴ | | | | 1 | MHz | $C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}$ |
| Propagation Delay⁵ | t_{DLH} , t_{DHL} | 35 | 45 | 60 | ns | $C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}; \text{ see Figure 20}$ |
| | t_{DLH} , t_{DHL} | 36 | 50 | 68 | ns | $C_L = 2 \text{ nF}, V_{DD2} = 4.5 \text{ V}; \text{ see Figure 2}$ |
| Propagation Delay Skew ⁶ | t _{PSK} | | | 12 | ns | $C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}; \text{ see Figure 20}$ |
| Channel-to-Channel Matching ⁷ | t _{PSKCD} | | 1 | 5 | ns | $C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}; \text{ see Figure 20}$ |
| | t _{PSKCD} | | 1 | 7 | ns | $C_L = 2 \text{ nF}, V_{DD2} = 4.5 \text{ V}; \text{ see Figure 2}$ |
| Output Rise/Fall Time (10% to 90%) | t_R/t_F | 14 | 20 | 25 | ns | $C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}; \text{ see Figure 20}$ |
| | t_R/t_F | 14 | 22 | 28 | ns | $C_L = 2 \text{ nF}, V_{DD2} = 4.5 \text{ V}; \text{ see Figure 2}$ |
| Dynamic Input Supply Current per Channel | $I_{DDI(D)}$ | | 0.05 | | mA/Mbps | $V_{DD2} = 10 \text{ V}$ |
| Dynamic Output Supply Current per Channel | $I_{DDO(D)}$ | | 1.5 | | mA/Mbps | $V_{DD2} = 10 \text{ V}$ |
| Refresh Rate | f _r | | 1.2 | | Mbps | |

¹ The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 9 and Figure 10 for total V_{DD1} and V_{DD2} supply currents as a function of frequency.

⁴ The maximum data rate is the fastest data rate at which the specified timing parameter is guaranteed.

² Short-circuit duration less than 1 µs. Average power must conform to the limit shown in the Absolute Maximum Ratings section.

³ The minimum pulse width is the shortest pulse width at which the specified timing parameter is guaranteed.

 $^{^5}$ t_{DLH} propagation delay is measured from the time of the input rising logic high threshold, \vec{V}_{HI} , to the output rising 10% threshold of the V_{Ox} signal. See Figure 20 for waveforms of propagation delay is measured from the input falling logic low threshold, V_{IL} , to the output falling 90% threshold of the V_{Ox} signal. See Figure 20 for waveforms of propagation delay parameters.

⁶ t_{psk} is the magnitude of the worst-case difference in t_{DLH} and/or t_{DHL} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. See Figure 20 for waveforms of propagation delay parameters.

⁷ Channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.

ELECTRICAL CHARACTERISTICS—3.3 V OPERATION

All voltages are relative to their respective ground. 3.0 V \leq V_{DD1} \leq 3.6 V, 4.5 V \leq V_{DD2} \leq 18 V, unless stated otherwise. All minimum/ maximum specifications apply over T_J = -40° C to $+125^{\circ}$ C. All typical specifications are at T_J = 25° C, V_{DD1} = 3.3 V, V_{DD2} = 10 V. Switching specifications are tested with CMOS signal levels.

Table 2.

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions/Comments |
|---|---|----------------------|-----------|----------------------|---------|--|
| DC SPECIFICATIONS | | | | | | |
| Input Supply Current, Two Channels, Quiescent | I _{DDI(Q)} | | 0.7 | 1.0 | mA | |
| Output Supply Current, Two Channels, Quiescent | I _{DDO(Q)} | | 4.7 | 10 | mA | |
| Total Supply Current, Two Channels 1 | | | | | | |
| DC to 1 MHz | | | | | | |
| V _{DD1} Supply Current | I _{DD1(Q)} | | 0.8 | 1.0 | mA | DC to 1 MHz logic signal frequency |
| V _{DD2} Supply Current | I _{DD2(Q)} | | 11 | 17 | mA | DC to 1 MHz logic signal frequency |
| Input Currents | I _{IA} , I _{IB} | -10 | +0.01 | +10 | μΑ | $0 \text{ V} \leq V_{IA}, V_{IB} \leq V_{DD1}$ |
| Logic High Input Threshold | V _{IH} | $0.7 \times V_{DD1}$ | | | V | |
| Logic Low Input Threshold | V _{IL} | | | $0.3 \times V_{DD1}$ | V | |
| Logic High Output Voltages | V _{OAH} , V _{OBH} | $V_{DD2} - 0.1$ | V_{DD2} | | V | $I_{Ox} = -20 \text{ mA}, V_{Ix} = V_{IxH}$ |
| Logic Low Output Voltages | V_{OAL}, V_{OBL} | | 0.0 | 0.15 | V | $I_{Ox} = +20 \text{ mA}, V_{Ix} = V_{IxI}$ |
| Undervoltage Lockout, V _{DD2} Supply | | | | | | |
| ADuM3220A/ADuM3221A | | | | | | |
| Positive-Going Threshold | V_{DD2UV+} | | 4.1 | 4.4 | V | |
| Negative-Going Threshold | V _{DD2UV} | 3.2 | 3.7 | | V | |
| Hysteresis | V _{DD2UVH} | | 0.4 | | V | |
| ADuM3220B/ADuM3221B | | | | | | |
| Positive-Going Threshold | V_{DD2UV+} | | 7.0 | 7.5 | V | |
| Negative-Going Threshold | V _{DD2UV} | 6.0 | 6.5 | | V | |
| Hysteresis | V _{DD2UVH} | | 0.5 | | V | |
| Output Short-Circuit Pulsed Current ² | I _{OA(SC)} , I _{OB(SC)} | 2.0 | 4.0 | | Α | $V_{DD2} = 10 \text{ V}$ |
| Output Pulsed Source Resistance | R _{OA} , R _{OB} | 0.3 | 1.3 | 3.0 | Ω | $V_{DD2} = 10 \text{ V}$ |
| Output Pulsed Sink Resistance | R _{OA} , R _{OB} | 0.3 | 0.9 | 3.0 | Ω | $V_{DD2} = 10 \text{ V}$ |
| SWITCHING SPECIFICATIONS | | | | | | |
| Pulse Width ³ | PW | 50 | | | ns | $C_1 = 2 \text{ nF}, V_{DD2} = 10 \text{ V}$ |
| Data Rate⁴ | | | | 1 | MHz | $C_1 = 2 \text{ nF}, V_{DD2} = 10 \text{ V}$ |
| Propagation Delay⁵ | t _{DLH} , t _{DHL} | 36 | 48 | 62 | ns | $C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}$; see Figure 20 |
| , - | t _{DLH} , t _{DHL} | 37 | 53 | 72 | ns | $C_1 = 2 \text{ nF}, V_{DD2} = 4.5 \text{ V}; \text{ see Figure 20}$ |
| Propagation Delay Skew ⁶ | t _{PSK} | | | 12 | ns | $C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}$; see Figure 20 |
| Channel-to-Channel Matching ⁷ | t _{PSKCD} | | 1 | 5 | ns | $C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}; \text{ see Figure 20}$ |
| J | t _{PSKCD} | | 1 | 7 | ns | $C_1 = 2 \text{ nF}, V_{DD2} = 4.5 \text{ V}; \text{ see Figure 20}$ |
| Output Rise/Fall Time (10% to 90%) | t _R /t _F | 14 | 20 | 25 | ns | $C_1 = 2 \text{ nF}, V_{DD2} = 10 \text{ V}; \text{ see Figure 20}$ |
| , | t _R /t _F | 14 | 22 | 28 | ns | $C_L = 2 \text{ nF}, V_{DD2} = 4.5 \text{ V}; \text{ see Figure 20}$ |
| Dynamic Input Supply Current per Channel | I _{DDI(D)} | | 0.025 | | mA/Mbps | $V_{DD2} = 10 \text{ V}$ |
| Dynamic Output Supply Current per Channel | I _{DDO(D)} | | 1.5 | | mA/Mbps | $V_{DD2} = 10 \text{ V}$ |
| Refresh Rate | f _r | | 1.1 | | Mbps | |

¹ The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 9 and Figure 10 for total V_{DD1} and V_{DD2} supply currents as a function of frequency.

² Short-circuit duration less than 1 µs. Average power must conform to the limit shown in the Absolute Maximum Ratings section.

³ The minimum pulse width is the shortest pulse width at which the specified timing parameter is guaranteed.

⁴The maximum data rate is the fastest data rate at which the specified timing parameter is guaranteed.

⁵ t_{DLH} propagation delay is measured from the time of the input rising logic high threshold, V_H, to the output rising 10% threshold of the V_{Ox} signal. t_{DHL} propagation delay is measured from the input falling logic low threshold, V_{IL}, to the output falling 90% threshold of the V_{Ox} signal. See Figure 20 for waveforms of propagation delay parameters.

⁶ t_{PSK} is the magnitude of the worst-case difference in t_{DLH} and/or t_{DHL} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. See Figure 20 for waveforms of propagation delay parameters.

⁷ Channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.

PACKAGE CHARACTERISTICS

Table 3.

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions/Comments |
|--|------------------|-----|------------------|-----|------|---|
| Resistance (Input-to-Output) ¹ | R _{I-O} | | 10 ¹² | | Ω | |
| Capacitance (Input-to-Output) ¹ | C _{I-O} | | 1.0 | | pF | f = 1 MHz |
| Input Capacitance | Cı | | 4.0 | | pF | |
| IC Junction-to-Case Thermal Resistance, Side 1 | θ_{JCI} | | 46 | | °C/W | Thermocouple located at center of package underside |
| IC Junction-to-Case Thermal Resistance, Side 2 | θ_{JCO} | | 41 | | °C/W | Thermocouple located at center of package underside |
| IC Junction-to-Ambient Thermal Resistance | θ_{JA} | | 85 | | °C/W | Thermocouple located at center of package underside |

¹ The device is considered a 2-terminal device; Pin 1 through Pin 4 are shorted together, and Pin 5 through Pin 8 are shorted together.

REGULATORY INFORMATION

The ADuM3220/ADuM3221 are approved by the organizations listed in Table 4.

Table 4.

| UL | CSA | VDE |
|---|--|---|
| Recognized Under UL 1577 Component Recognition Program ¹ | Approved under CSA Component Acceptance Notice #5A | Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 ² |
| Single/Basic 2500 V rms Isolation Voltage | Basic insulation per CSA 60950-1-03 and IEC 60950-1, 400 V rms (566 V peak) maximum working voltage Functional insulation per CSA 60950-1-03 and IEC 60950-1, 800 V rms (1131 V peak) maximum working voltage | Reinforced insulation, 560 V peak |
| File E214100 | File 205078 | File 2471900-4880-0001 |

¹ In accordance with UL 1577, each ADuM3220/ADuM3221 is proof tested by applying an insulation test voltage ≥ 3000 V rms for 1 second (current leakage detection limit = 5 μA).

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 5.

| Parameter | Symbol | Value | Unit | Test Conditions/Comments |
|--|--------|-----------|-------|--|
| Rated Dielectric Insulation Voltage | | 2500 | V rms | 1 minute duration |
| Minimum External Air Gap (Clearance) | L(I01) | 4.90 min | mm | Measured from input terminals to output terminals, shortest distance through air |
| Minimum External Tracking (Creepage) | L(102) | 4.01 min | mm | Measured from input terminals to output terminals, shortest distance path along body |
| Minimum Internal Gap (Internal Clearance) | | 0.017 min | mm | Insulation distance through insulation |
| Tracking Resistance (Comparative Tracking Index) | CTI | >175 | V | DIN IEC 112/VDE 0303 Part 1 |
| Isolation Group | | Illa | | Material Group (DIN VDE 0110, 1/89, Table 1) |

² In accordance with DIN V VDE V 0884-10, each ADuM3220/ADuM3221 is proof tested by applying an insulation test voltage ≥ 1050 V peak for 1 second (partial discharge detection limit = 5 pC). An asterisk (*) marking branded on the component designates DIN V VDE V 0884-10 approval.

DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The asterisk (*) marking on the package denotes DIN V VDE V 0884-10 approval for a 560 V peak working voltage.

Table 6.

| Description | Test Conditions/Comments | Symbol | Characteristic | Unit |
|---|--|-----------------|----------------|--------|
| Installation Classification per DIN VDE 0110 | | | | |
| For Rated Mains Voltage ≤ 150 V rms | | | I to IV | |
| For Rated Mains Voltage ≤ 300 V rms | | | l to III | |
| For Rated Mains Voltage ≤ 400 V rms | | | l to ll | |
| Climatic Classification | | | 40/105/21 | |
| Pollution Degree per DIN VDE 0110, Table 1 | | | 2 | |
| Maximum Working Insulation Voltage | | V_{IORM} | 560 | V peak |
| Input-to-Output Test Voltage, Method B1 | $V_{IORM} \times 1.875 = V_{PR}$, 100% production test, $t_m = 1$ sec, partial discharge < 5 pC | V_{PR} | 1050 | V peak |
| Input-to-Output Test Voltage, Method A | $V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC | V_{PR} | | |
| After Environmental Tests Subgroup 1 | | | 896 | V peak |
| After Input and/or Safety Tests Subgroup 2 and Subgroup 3 | $V_{IORM} \times 1.2 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC | V_{PR} | 672 | V peak |
| Highest Allowable Overvoltage | Transient overvoltage, t _{TR} = 10 sec | V_{TR} | 4000 | V peak |
| Safety-Limiting Values | Maximum value allowed in the event of a failure (see Figure 3) | | | |
| Case Temperature | | T _s | 150 | °C |
| Side 1 Current | | I _{S1} | 160 | mA |
| Side 2 Current | | I _{S2} | 47 | mA |
| Insulation Resistance at T _s | $V_{10} = 500 \text{ V}$ | R_s | >109 | Ω |




Figure 3. Thermal Derating Curve; Dependence of Safety-Limiting Values on Case Temperature, per DIN V VDE V 0884-10 (Safety-Limiting Current Is Defined as the Average Current at Maximum V_{DD})

RECOMMENDED OPERATING CONDITIONS

Table 7.

| Tuble / . | | | | |
|--|-------------------|-----|------|-------|
| Parameter | Symbol | Min | Max | Unit |
| Operating Junction Temperature | T, | -40 | +125 | °C |
| Supply Voltages ¹ | V_{DD1} | 3.0 | 5.5 | V |
| | V_{DD2} | 4.5 | 18 | V |
| V_{DD1} Rise Time | t _{VDD1} | | 1 | V/µs |
| Common-Mode Transient Immunity, Input to Output | | -25 | +25 | kV/μs |
| Input Signal Rise and Fall Times | | | 1 | ms |

¹ All voltages are relative to their respective ground. See the DC Correctness and Magnetic Field Immunity section for information about immunity to external magnetic fields.

ABSOLUTE MAXIMUM RATINGS

Ambient temperature = 25°C, unless otherwise noted.

Table 8.

| Parameter | Rating |
|--|--|
| Storage Temperature (T _{ST}) | −55°C to +150°C |
| Operating Temperature (T _J) | -40°C to +150°C |
| Supply Voltage Ranges ¹ | |
| V_{DD1} | −0.5 V to +7.0 V |
| V_{DD2} | -0.5 V to +20 V |
| Input Voltage Range (V _{IA} , V _{IB}) ^{1, 2} | $-0.5 \text{V} \text{ to V}_{\text{DDI}} + 0.5 \text{V}$ |
| Output Voltage Range (V _{OA} , V _{OB}) ^{1, 2} | $-0.5 \text{ V to V}_{DDO} + 0.5 \text{ V}$ |
| Average Output Current per Pin (I _O) ³ | -23 mA to +23 mA |
| Common-Mode Transients, (CM _H , CM _L) ⁴ | –100 kV/μs to +100 kV/μs |

¹ All voltages are relative to their respective ground.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 9. Maximum Continuous Working Voltage¹

| - | | | |
|----------------------------------|------|--------|--------------------------|
| Parameter | Max | Unit | Constraint |
| AC Bipolar Voltage ² | 565 | V peak | 50-year minimum lifetime |
| AC Unipolar Voltage ³ | 1131 | V peak | 50-year minimum lifetime |
| DC Voltage ⁴ | 1131 | V peak | 50-year minimum lifetime |

¹ Refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more information.

ESD CAUTION



ESD (electrostatic discharge) sensitive device.Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD.

patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

² V_{DDI} and V_{DDO} refer to the supply voltages on the input and output sides of a given channel, respectively.

³ See Figure 3 for information about maximum allowable current for various temperatures.

⁴ Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the Absolute Maximum Rating can cause latch-up or permanent damage.

² See Figure 24.

³ See Figure 25.

⁴ See Figure 26.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. Pin Configuration

Table 10. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
|---------|------------------|---|
| 1 | V _{DD1} | Supply Voltage for Isolator Side 1, 3.0 V to 5.5 V. |
| 2 | V _{IA} | Logic Input A. |
| 3 | V _{IB} | Logic Input B. |
| 4 | GND_1 | Ground 1. Ground reference for Isolator Side 1. |
| 5 | GND ₂ | Ground 2. Ground reference for Isolator Side 2. |
| 6 | V _{OB} | Logic Output B. |
| 7 | V _{OA} | Logic Output A. |
| 8 | V_{DD2} | Supply Voltage for Isolator Side 2, 4.5 V to 18 V. |

Table 11. Truth Table, ADuM3220 (Positive Logic)¹

| V _{IA} Input | V _{IB} Input | V _{DD1} State | V _{DD2} State | V _{OA} Output | V _{OB} Output | Notes |
|-----------------------|-----------------------|------------------------|------------------------|------------------------|------------------------|--|
| L | L | Powered | Powered | L | L | |
| L | Н | Powered | Powered | L | Н | |
| Н | L | Powered | Powered | Н | L | |
| Н | Н | Powered | Powered | L | L | |
| Χ | Х | Unpowered | Powered | L | L | Outputs return to the input state within 1 μ s of V_{DD1} power restoration. |
| Χ | X | Powered | Unpowered | L | L | Outputs return to the input state within 1 μ s of V_{DD2} power restoration. |

 $^{^{1}}$ X = don't care, L = low, H = high.

Table 12. Truth Table, ADuM3221 (Positive Logic)¹

| V _{IA} Input | V _{IB} Input | V _{DD1} State | V _{DD2} State | V _{OA} Output | V _{oB} Output | Notes |
|-----------------------|-----------------------|------------------------|------------------------|------------------------|------------------------|--|
| L | L | Powered | Powered | L | L | |
| L | Н | Powered | Powered | L | Н | |
| Н | L | Powered | Powered | Н | L | |
| Н | Н | Powered | Powered | Н | Н | |
| Χ | Х | Unpowered | Powered | L | L | Outputs return to the input state within 1 µs of |
| | | | | | | V _{DD1} power restoration. |
| Χ | X | Powered | Unpowered | L | L | Outputs return to the input state within 1 µs of |
| | | | | | | V_{DD2} power restoration. |

 $^{^{1}}$ X = don't care, L = low, H = high.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Output Waveform for 2 nF Load with 10 V Output Supply




Figure 6. Output Waveform for 1 nF Load with 10 V Output Supply




Figure 7. Output Waveform for 1 nF Load with 5 Ω Series Resistance and 10 V Output Supply




Figure 8. Typical Maximum Load vs. Switching Frequency ($R_{GATE} = 1 \Omega$)




Figure 9. Typical I_{DD1} Supply Current vs. Frequency




Figure 10. Typical I_{DD2} Supply Current vs. Frequency with 2 nF Load




Figure 11. Typical Propagation Delay vs. Temperature




Figure 12. Typical Propagation Delay vs. Input Supply Voltage, $V_{DD2} = 10 \text{ V}$




Figure 13. Typical Propagation Delay vs. Output Supply Voltage, $V_{DD1} = 5 V$




Figure 14. Typical Rise/Fall Time Variation vs. Output Supply Voltage




Figure 15. Typical Propagation Delay Channel-to-Channel Matching vs. Output Supply Voltage




Figure 16. Typical Propagation Delay Channel-to-Channel Matching vs. Temperature, $V_{\rm DD2}$ = 10 V




Figure 17. Typical Output Source Resistance vs. Output Supply Voltage




Figure 18. Typical Maximum Source/Sink Current vs. Output Supply Voltage

APPLICATIONS INFORMATION PC BOARD LAYOUT

The ADuM3220/ADuM3221 digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins, as shown in Figure 19. Use a small ceramic capacitor with a value from 0.01 μF to 0.1 μF to provide a good high frequency bypass. On the output power supply pin, $V_{\rm DD2}$, it is recommended that a 10 μF capacitor also be added to provide the charge required to drive the gate capacitance at the ADuM3220/ADuM3221 outputs. On the output supply pin, the use of vias with the bypass capacitor should be avoided, or multiple vias should be used to reduce the inductance in the bypassing. The total lead length between both ends of the smaller capacitor and the input or output power supply pin should not exceed 20 mm.




Figure 19. Recommended PCB Layout

PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a logic low output can differ from the propagation delay to a logic high output. The ADuM3220/ADuM3221 specify $t_{\rm DLH}$ as the time between the input rising high logic threshold, $V_{\rm IH}$, and the output rising 10% threshold (see Figure 20). Likewise, the falling propagation delay, $t_{\rm DHL}$, is defined as the time between the input falling logic low threshold, $V_{\rm IL}$, and the output falling 90% threshold. The rise and fall times are dependent on the loading conditions and are not included in the propagation delay, as is the industry standard for gate drivers.




Figure 20. Propagation Delay Parameters

Channel-to-channel matching refers to the maximum amount that the propagation delay differs between channels within a single ADuM3220/ADuM3221 component.

Propagation delay skew refers to the maximum amount that the propagation delay differs between multiple ADuM3220/ADuM3221 components operating under the same conditions.

THERMAL LIMITATIONS AND SWITCH LOAD CHARACTERISTICS

For isolated gate drivers, the necessary separation between the input and output circuits prevents the use of a single thermal pad beneath the part; therefore, heat is dissipated mainly through the package pins.

Package thermal dissipation limits the performance of switching frequency vs. output load, as illustrated in Figure 8, which shows the maximum load capacitance that can be driven with a 1 Ω series gate resistor for different values of output voltage. For example, this curve shows that a typical ADuM3220/ADuM3221 can drive a large MOSFET with 120 nC gate charge at 8 V output (which is equivalent to a 15 nF load) up to a frequency of about 300 kHz.

OUTPUT LOAD CHARACTERISTICS

The ADuM3220/ADuM3221 output signals depend on the characteristics of the output load, which is typically an N-channel MOSFET. The driver output response to an N-channel MOSFET load can be modeled with a switch output resistance (R_{SW}), an inductance due to the printed circuit board trace (L_{TRACE}), a series gate resistor (R_{GATE}), and a gate-to-source capacitance (C_{GS}), as shown in Figure 21.




Figure 21. RLC Model of the Gate of an N-Channel MOSFET

 R_{SW} is the switch resistance of the internal ADuM3220/ADuM3221 driver output, which is about 1.5 $\Omega.$ R_{GATE} is the intrinsic gate resistance of the MOSFET and any external series resistance. A MOSFET that requires a 4 A gate driver has a typical intrinsic gate resistance of about 1 Ω and a gate-to-source capacitance, C_{GS} , from 2 nF to 10 nF. L_{TRACE} is the inductance of the printed circuit board trace, typically a value of 5 nH or less for a well-designed layout with a very short and wide connection from the ADuM3220/ADuM3221 output to the gate of the MOSFET.

The following equation defines the Q factor of the RLC circuit, which indicates how the ADuM3220/ADuM3221 output responds to a step change. For a well-damped output, Q is less than 1. Adding a series gate resistor dampens the output response.

$$Q = \frac{1}{(R_{SW} + R_{GATE})} \times \sqrt{\frac{L_{TRACE}}{C_{GS}}}$$

In Figure 5 and Figure 6, the ADuM3220/ADuM3221 output waveforms for 10 V output are shown for a C_{GS} of 2 nF and 1 nF, respectively. Note the ringing of the output in Figure 6 with C_{GS} of 1 nF and a calculated Q factor of 1.5, where less than 1 is desired for good damping.

Output ringing can be reduced by adding a series gate resistor to dampen the response. For applications that use a load of 1 nF or less, it is recommended that a series gate resistor of about 5 Ω be added. As shown in Figure 7, R_{GATE} is 5 Ω , which yields a calculated Q factor of about 0.3. Figure 7 illustrates a damped response in comparison with Figure 6.

DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (\sim 1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions of more than 1 μ s at the input, a periodic set of refresh pulses indicative of the correct input state is sent to ensure dc correctness at the output.

If the decoder receives no internal pulses for more than about 3 µs, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default low state by the watchdog timer circuit. In addition, the outputs are in a low default state while the power is rising before the UVLO threshold is crossed.

The ADuM3220/ADuM3221 are immune to external magnetic fields. The limitation on the ADuM3220/ADuM3221 magnetic field immunity is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM3220/ADuM3221 is examined because it represents the most susceptible mode of operation. The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt) \sum_{n} \pi r_n^2; n = 1, 2, ..., N$$

where:

 β is the magnetic flux density (gauss).

 r_n is the radius of the nth turn in the receiving coil (cm). N is the number of turns in the receiving coil.

Given the geometry of the receiving coil in the ADuM3220/ADuM3221 and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 22.




Figure 22. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and had the worst-case polarity), the received pulse is reduced from >1.0~V to 0.75~V, still well above the 0.5~V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM3220/ADuM3221 transformers. Figure 23 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown, the ADuM3220/ADuM3221 are immune and can be affected only by extremely large currents operated at a high frequency very close to the component. For the 1 MHz example, a 0.5 kA current must be placed 5 mm away from the ADuM3220/ADuM3221 to affect the operation of the component.




Figure 23. Maximum Allowable Current for Various Current-to-ADuM3220/ADuM3221 Spacings

POWER CONSUMPTION

The supply current at a given channel of the ADuM3220/ ADuM3221 isolator is a function of the supply voltage, channel data rate, and channel output load.

For each input channel, the supply current is given by

$$\begin{split} I_{DDI} &= I_{DDI(Q)} & f \leq 0.5 f_r \\ I_{DDI} &= I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)} & f > 0.5 f_r \end{split}$$

For each output channel, the supply current is given by

$$\begin{split} I_{DDO} &= I_{DDO(Q)} & f \leq 0.5 f_r \\ I_{DDO} &= (I_{DDO(D)} + (0.5 \times 10^{-3}) \times C_L V_{DDO}) \times (2f - f_r) + I_{DDO(Q)} \\ & f > 0.5 f_r \end{split}$$

where:

 $I_{DDI(D)}$, $I_{DDO(D)}$ are the input and output dynamic supply currents per channel (mA/Mbps).

 C_t is the output load capacitance (pF).

 V_{DDO} is the output supply voltage (V).

f is the input logic signal frequency (MHz, half of the input data rate, NRZ signaling).

 f_r is the input stage refresh rate (Mbps).

 $I_{DDI(Q)}$, $I_{DDO(Q)}$ are the specified input and output quiescent supply currents (mA).

To calculate the total $I_{\rm DD1}$ and $I_{\rm DD2}$ supply current, the supply currents for each input and output channel corresponding to $I_{\rm DD1}$ and $I_{\rm DD2}$ are calculated and totaled.

Figure 9 provides total input $I_{\rm DD1}$ supply current as a function of frequency for both input channels. Figure 10 provides total $I_{\rm DD2}$ supply current as a function of frequency for both outputs loaded with 2 nF capacitance.

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM3220/ADuM3221.


Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage.

The values shown in Table 9 summarize the peak voltage for 50 years of service life. In many cases, the approved working voltage is higher than the 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.


The insulation lifetime of the ADuM3220/ADuM3221 depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 24, Figure 25, and Figure 26 illustrate these different isolation voltage waveforms.

A bipolar ac voltage environment is the worst case for the *i*Coupler products and is the 50-year operating lifetime that Analog Devices recommends for maximum working voltage. In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. Any cross-insulation voltage waveform that does not conform to Figure 25 or Figure 26 should be treated as a bipolar ac waveform, and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 9.

Note that the voltage presented in Figure 25 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.



OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS

(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 27. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8) Dimensions shown in millimeters and (inches)

ORDERING GUIDE

| ONDERING GOIDE | | | | | | | | |
|-----------------------|-----------------------|-------------------------------|---|------------------------------------|--|-------------------------|--------------------|-------------------|
| Model ^{1, 2} | No. of Inputs, | Maximum Data Rate (MHz) | Maximum Propagation Delay, 5 V (ns) | Minimum V _{DD2} Operating | Output Shoot- Through Protection (Yes/No) | Junction Temperature | Package Package | Package Option |
| | V _{DD1} Side | (IVITIZ) | | Voltage (V) | | Range | Description | |
| ADuM3220ARZ | 2 | 1 | 60 | 4.5 | Yes | -40°C to +125°C | 8-Lead SOIC_N | R-8 |
| ADuM3220ARZ-RL7 | 2 | 1 | 60 | 4.5 | Yes | -40°C to +125°C | 8-Lead SOIC_N | R-8 |
| ADuM3220BRZ | 2 | 1 | 60 | 7.6 | Yes | -40°C to +125°C | 8-Lead SOIC_N | R-8 |
| ADuM3220BRZ-RL7 | 2 | 1 | 60 | 7.6 | Yes | -40°C to +125°C | 8-Lead SOIC_N | R-8 |
| ADuM3220WARZ | 2 | 1 | 60 | 4.5 | Yes | -40°C to +125°C | 8-Lead SOIC_N | R-8 |
| ADuM3220WARZ-RL7 | 2 | 1 | 60 | 4.5 | Yes | -40°C to +125°C | 8-Lead SOIC_N | R-8 |
| ADuM3220WBRZ | 2 | 1 | 60 | 7.6 | Yes | -40°C to +125°C | 8-Lead SOIC_N | R-8 |
| ADuM3220WBRZ-RL7 | 2 | 1 | 60 | 7.6 | Yes | -40°C to +125°C | 8-Lead SOIC_N | R-8 |
| ADuM3221ARZ | 2 | 1 | 60 | 4.5 | No | -40°C to +125°C | 8-Lead SOIC_N | R-8 |
| ADuM3221ARZ-RL7 | 2 | 1 | 60 | 4.5 | No | -40°C to +125°C | 8-Lead SOIC_N | R-8 |
| ADuM3221BRZ | 2 | 1 | 60 | 7.6 | No | -40°C to +125°C | 8-Lead SOIC_N | R-8 |
| ADuM3221BRZ-RL7 | 2 | 1 | 60 | 7.6 | No | -40°C to +125°C | 8-Lead SOIC_N | R-8 |
| ADuM3221WARZ | 2 | 1 | 60 | 4.5 | No | -40°C to +125°C | 8-Lead SOIC_N | R-8 |
| ADuM3221WARZ-RL7 | 2 | 1 | 60 | 4.5 | No | -40°C to +125°C | 8-Lead SOIC_N | R-8 |
| ADuM3221WBRZ | 2 | 1 | 60 | 7.6 | No | -40°C to +125°C | 8-Lead SOIC_N | R-8 |
| ADuM3221WBRZ-RL7 | 2 | 1 | 60 | 7.6 | No | -40°C to +125°C | 8-Lead SOIC_N | R-8 |

¹ Z = RoHS Compliant Part.

AUTOMOTIVE PRODUCTS

The ADuM3220W and ADuM3221W models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

² W = Qualified for Automotive Applications.

NOTES