

CY23EP05

2.5 V or 3.3 V,10–220 MHz, Low Jitter, 5 Output Zero Delay Buffer

Features

- 10 MHz to 220 MHz maximum operating range
- Zero input-output propagation delay, adjustable by loading on CLKOUT pin
- Multiple low-skew outputs
 30 ps typical output-output skew
 One input drives five outputs
- 22 ps typical cycle-to-cycle jitter
- 13 ps typical period jitter
- Standard and high drive strength options
- Available in space-saving 150-mil SOIC package
- 3.3 V or 2.5 V operation
- Industrial temperature available

Functional Description

The CY23EP05 is a 2.5 V or 3.3 V zero delay buffer designed to distribute low-jitter high-speed clocks and is available in a 8-pin SOIC package. It accepts one reference input, and drives out five low-skew clocks. The -1H version operates up to 220 (200) MHz frequencies at 3.3 V (2.5 V), and has a higher drive strength than the -1 devices. All parts have on-chip PLLs which lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad.


The CY23EP05 PLL enters a power-down mode when there are no rising edges on the REF input (< \sim 2 MHz). In this state, the outputs are three-stated and the PLL is turned off, resulting in less than 25 μ A of current draw.

The CY23EP05 is available in different configurations, as shown in the Ordering Information table. The CY23EP05-1 is the base part. The CY23EP05-1H is the high-drive version of the -1, and its rise and fall times are much faster than the -1.

These parts are not intended for 5 V input-tolerant applications.

For a complete list of related documentation, click here.

Logic Block Diagram





Contents


Pin Configuration	3
Pin Description	3
Zero Delay and Skew Control	3
Absolute Maximum Conditions	4
Operating Conditions	4
Electrical Specifications (3.3 V DC)	4
Electrical Specifications (2.5 V DC)	
Thermal Resistance	5
Electrical Specifications (3.3 V and 2.5 V AC)	
Switching Waveforms	8
Test Circuits	9
Supplemental Parametric Information	10
Ordering Information	
Ordering Code Definitions	

Package Drawing and Dimensions	15
Acronyms	16
Document Conventions	16
Units of Measure	16
Document History Page	17
Sales, Solutions, and Legal Information	18
Worldwide Sales and Design Support	18
Products	18
PSoC®Solutions	18
Cypress Developer Community	18
Technical Support	18



Pin Configuration

Figure 1. 8-pin SOIC pinout (Top View)



Pin Description

Pin No.	Signal	Description
1	REF ^[1]	Input reference frequency
2	CLK2 ^[2]	Buffered clock output
3	CLK1 ^[2]	Buffered clock output
4	GND	Ground
5	CLK3 ^[2]	Buffered clock output
6	V _{DD}	3.3 V or 2.5 V supply
7		Buffered clock output
8	CLKOUT ^[2, 3]	Buffered clock output, internal feedback on this pin

Zero Delay and Skew Control

All outputs should be uniformly loaded to achieve zero delay between the input and output. Since the CLKOUT pin is the internal feedback to the PLL, its relative loading can adjust the input-output delay.

The output driving the CLKOUT pin will be driving a total load of 5 pF (internal load) plus any additional load externally connected to this pin. For applications requiring zero input-output delay, the

total load on each output pin (including CLKOUT) must be the same. For example, if there is no external load on the CLKOUT pin, add 5 pF to each of the remaining outputs to match the internal load on the CLKOUT pin. If input-output delay adjustments are required, the CLKOUT load may be changed to vary the delay between the REF input and remaining outputs.

For zero output-output skew, be sure to load all outputs equally. For further information refer to the application note titled "AN1234 - Understanding Cypress's Zero Delay Buffers".

Notes

- 1. Weak pull-down.
- 2. Weak pull-down on all outputs.

3. This output is driven and has an internal feedback for the PLL. The load on this output can be adjusted to change the skew between the reference and output.



Absolute Maximum Conditions

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Supply voltage to ground potential-0.5 V to 4.6 V

DC input voltage	V _{SS} – 0.5 V to 4.6 V
Storage temperature	–65 °C to 150 °C
Junction temperature	150 °C
Static discharge voltage (per MIL-STD-883, Method 3015	> 2000 V

Operating Conditions

Parameter	Description	Min	Тур	Max	Unit
V _{DD3.3}	3.3 V supply voltage	3.0	3.3	3.6	V
V _{DD2.5}	2.5 V supply voltage	2.3	2.5	2.7	V
T _A	Operating temperature (ambient temperature) – Commercial		-	70	°C
	Operating temperature (ambient temperature) – Industrial	-40	-	85	°C
C _L ^[4]	Load capacitance, < 100 MHz, 3.3 V		-	30	pF
	Load capacitance, < 100 MHz, 2.5 V with high drive	_	-	30	pF
	Load capacitance, < 133.3 MHz, 3.3 V	_	-	22	pF
	Load capacitance, < 133.3 MHz, 2.5 V with high drive	_	-	22	pF
	Load capacitance, < 133.3 MHz, 2.5 V with standard drive	_	-	15	pF
	Load capacitance, > 133.3 MHz, 3.3 V	_	-	15	pF
	Load capacitance, > 133.3 MHz, 2.5 V with high drive	-	_	15	pF
C _{IN}	Input capacitance ^[5]	-	_	5	pF
BW	Closed-loop bandwidth, 3.3 V	_	1–1.5	-	MHz
	Closed-loop bandwidth, 2.5 V	_	0.8	-	MHz
R _{OUT}	Output impedance, 3.3 V high drive	_	29	-	Ω
	Output impedance, 3.3 V standard drive	_	41	-	Ω
	Output impedance, 2.5 V high drive	_	37	-	Ω
	Output Impedance, 2.5 V standard drive	_	41	-	Ω
t _{PU}	Power-up time for all V_{DDs} to reach minimum specified voltage (power ramps must be monotonic)	0.01	-	50	ms

Electrical Specifications (3.3 V DC)

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V _{DD}	Supply voltage		3.0	3.3	3.6	V
V _{IL}	Input LOW voltage		-	-	0.8	V
V _{IH}	Input HIGH voltage		2.0	-	V _{DD} + 0.3	V
IIL	Input leakage current	$0 < V_{IN} < V_{IL}$	-10	-	10	μΑ
I _{IH}	Input HIGH current	$V_{IN} = V_{DD}$	-	-	100	μΑ
V _{OL}	Output LOW voltage	I _{OL} = 8 mA (Standard Drive)	-	-	0.4	V
		I _{OL} = 12 mA (High Drive)	-	-	0.4	V

Notes

Applies to Test Circuit #1.
 Applies to both REF Clock and internal feedback path on CLKOUT.



Electrical Specifications (3.3 V DC) (continued)

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V _{OH}	Output HIGH voltage	I _{OH} = –8 mA (Standard Drive)	2.4	-	-	V
		I _{OH} = –12 mA (High Drive)	2.4	-	-	V
I _{DD} (PD mode)	Power down supply current	REF = 0 MHz (Commercial)	-	_	12	μA
		REF = 0 MHz (Industrial)	-	-	25	μA
I _{DD}	Supply current	Unloaded outputs, 66-MHz REF	-	-	30	mA

Electrical Specifications (2.5 V DC)

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V _{DD}	Supply voltage		2.3	2.5	2.7	V
V _{IL}	Input LOW voltage		-	-	0.7	V
V _{IH}	Input HIGH voltage		1.7	-	V _{DD} + 0.3	V
IIL	Input leakage current	$0 < V_{IN} < V_{DD}$	-10	-	10	μΑ
IIH	Input HIGH current	V _{IN} = V _{DD}	-	_	100	μΑ
V _{OL}	Output LOW voltage	I _{OL} = 8 mA (standard drive)	-	-	0.5	V
		I _{OL} = 12 mA (high drive)	-	-	0.5	V
V _{OH}	Output HIGH voltage	I _{OH} = –8 mA (standard drive)	V _{DD} – 0.6	-	-	V
		I _{OH} = –12 mA (high drive)	V _{DD} – 0.6	-	-	V
I _{DD} (PD mode)	Power Down supply current	REF = 0 MHz (commercial)	-	-	12	μΑ
		REF = 0 MHz (industrial)	-	_	25	μΑ
I _{DD}	Supply current	Unloaded outputs, 66-MHz REF	-	_	45	mA

Thermal Resistance

Parameter ^[6]	Description	Test Conditions	8-pin SOIC	Unit
Theta J _A		Test conditions follow standard test methods and procedures for	145	°C/W
Theta J _C		measuring thermal impedance, in accordance with EIA/JESD51.	62	°C/W

Note6. These parameters are guaranteed by design and are not tested.



Electrical Specifications (3.3 V and 2.5 V AC)

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
1/t ₁	Maximum frequency [7]	3.3 V high drive	10	_	220	MHz
	(input/output)	3.3 V standard drive	10	_	167	MHz
		2.5 V high drive	10	_	200	MHz
		2.5 V standard drive	10	_	133	MHz
T _{IDC}	Input duty cycle	< 133.3 MHz	25	_	75	%
		> 133.3 MHz	40	_	60	%
t ₂ ÷ t ₁	Output duty cycle [8]	< 133.3 MHz	47	_	53	%
		> 133.3 MHz	45	_	55	%
t _{3,} t ₄	Rise, fall time (3.3 V) [8]	Std drive, CL = 30 pF, < 100 MHz	_	_	1.6	ns
		Std drive, CL = 22 pF, < 133.3 MHz	_	_	1.6	ns
		Std drive, CL = 15 pF, < 167 MHz	_	-	0.6	ns
		High drive, CL = 30 pF, < 100 MHz	_	-	1.2	ns
		High drive, CL = 22 pF, < 133.3 MHz	_	-	1.2	ns
		High drive, CL = 15 pF, > 133.3 MHz	_	-	0.5	ns
t _{3,} t ₄	Rise, fall time (2.5 V) ^[8]	Std drive, CL = 15 pF, < 133.33 MHz	_	-	1.5	ns
		High drive, CL = 30 pF, < 100 MHz	_	-	2.1	ns
		High drive, CL = 22 pF, < 133.3 MHz	_	-	1.3	ns
		High drive, CL = 15 pF, > 133.3 MHz	_	-	1.2	ns
t ₅	Output to output skew [8]	All outputs equally loaded	_	30	100	ps
t ₆	Delay, REF rising edge to	PLL enabled at 3.3 V	-100	-	100	ps
	CLKOUT rising edge ^[8]	PLL enabled at 2.5 V	-200	_	200	ps
t ₇	Part to part skew ^[8]	Measured at V _{DD} /2. Any output to any output, 3.3 V supply	-150	-	150	ps
		Measured at V _{DD} /2. Any output to any output, 2.5 V supply	-300	-	300	ps

Notes

For the given maximum loading conditions. See C_L in Operating Conditions Table.
 Parameter is guaranteed by design and characterization. Not 100% tested in production.




Electrical Specifications (3.3 V and 2.5 V AC) (continued)

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
t _{LOCK}	PLL lock time ^[9]	Stable power supply, valid clocks presented on REF and CLKOUT pins	-	-	1.0	ms
T _{JCC} ^[9, 10]	Cycle-to-cycle jitter, peak	3.3 V supply, > 66 MHz, < 15 pF	-	22	55	ps
		3.3 V supply, > 66 MHz, < 30 pF, standard drive	_	45	125	ps
		3.3 V supply, > 66 MHz, < 30 pF, high drive	_	45	100	ps
		2.5 V supply, > 66 MHz, < 15 pF, standard drive	-	40	100	ps
		2.5 V supply, > 66 MHz, < 15 pF, high drive	_	35	80	ps
		2.5 V supply, > 66 MHz, < 30 pF, high drive	-	52	125	ps
T _{PER} ^[9, 10]	Period jitter, peak	3.3 V supply, 66–100 MHz, < 15 pF	-	18	60	ps
		3.3 V supply, > 100 MHz, < 15 pF	_	13	35	ps
		3.3 V supply, > 66 MHz, < 30 pF, standard drive	-	28	75	ps
		3.3 V supply, > 66 MHz, < 30 pF, high drive	_	26	70	ps
		2.5 V supply, > 66 MHz, < 15 pF, standard drive	-	25	60	ps
		2.5 V supply, 66–100 MHz, < 15 pF, high drive	-	22	60	ps
		2.5 V supply, > 100 MHz, < 15 pF, high drive	-	19	45	ps

Notes
9. Parameter is guaranteed by design and characterization. Not 100% tested in production.
10. Typical jitter is measured at 3.3 V or 2.5 V, 29°C, with all outputs driven into the maximum specified load. Further information regarding jitter specifications may be found in the application notes, "Understanding Data Sheet Jitter Specifications for Cypress Products."



Switching Waveforms











Figure 3. All Outputs Rise/Fall Time



















Test Circuits


Figure 7. Test Circuit







Supplemental Parametric Information

Figure 8. 2.5 V Typical Room Temperature Graph for REF Input to CLKn Delay versus Loading Difference between CLKOUT and CLKn



Data is shown for 66 MHz. Delay is a weak function of frequency.





Data is shown for 66 MHz. Delay is a weak function of frequency.



Supplemental Parametric Information (continued)




Figure 10. 2.7 V Measured Supply Current versus Frequency, Drive Strength, Loading, and Temperature

Note that the 30 pF data above 100 MHz is beyond the data sheet specification of 22 pF.




Figure 11. 3.6 V Measured Supply Current versus Frequency, Drive Strength, Loading, and Temperature

Note that the 30-pF high-drive data above 100 MHz is beyond the data sheet specification of 22 pF.



Supplemental Parametric Information (continued)

Figure 12. Typical 3.3 V Measured Cycle-to-cycle Jitter at 29 °C, versus Frequency, Drive Strength, and Loading




Figure 13. Typical 2.5 V Measured Cycle-to-cycle Jitter at 29 °C, versus Frequency, Drive Strength, and Loading






Figure 14. Typical 3.3 V Measured Period Jitter at 29 °C, versus Frequency, Drive Strength, and Loading









Supplemental Parametric Information (continued)




Figure 16. 100 MHz (top) and 156.25 MHz (bottom) Typical Phase-noise Data versus V_{DD} and Drive Strength ^[11]

Note


11. Typical jitter is measured at 3.3 V or 2.5 V, 29°C, with all outputs driven into the maximum specified load. Further information regarding jitter specifications may be found in the application notes, "Understanding Data Sheet Jitter Specifications for Cypress Products."



Ordering Information

Ordering Code	Package Type	Operating Range
Pb-free		
CY23EP05SXC-1	8-pin SOIC	Commercial
CY23EP05SXC-1T	8-pin SOIC – Tape and Reel	Commercial
CY23EP05SXI-1	8-pin SOIC	Industrial
CY23EP05SXI-1T	8-pin SOIC – Tape and Reel	Industrial
CY23EP05SXC-1H	8-pin SOIC	Commercial
CY23EP05SXC-1HT	8-pin SOIC – Tape and Reel	Commercial
CY23EP05SXI-1H	8-pin SOIC	Industrial
CY23EP05SXI-1HT	8-pin SOIC – Tape and Reel	Industrial

Ordering Code Definitions







Package Drawing and Dimensions

Figure 17. 8-pin SOIC (150 Mils) S0815/SZ815/SW815 Package Outline, 51-85066

- 1. DIMENSIONS IN INCHES[MM] MIN. MAX.
- 2. PIN 1 ID IS OPTIONAL, ROUND ON SINGLE LEADFRAME RECTANGULAR ON MATRIX LEADFRAME
- 3. REFERENCE JEDEC MS-012
- 4. PACKAGE WEIGHT 0.07gms

	PART #		
S08.15	STANDARD PKG		
SZ08.15	LEAD FREE PKG		
SW8.15	LEAD FREE PKG		







Acronyms

Table 1. Acronyms Used in this Document

PRESS

Embedded in Tomorrow

Acronym	Description	
AC	Alternating Current	
DC	Direct Current	
PCI	Peripheral Component Interconnect	
PLL Phase-Locked Loop		
SDRAM	Synchronous Dynamic Random Access Memory	
SOIC	Small-Outline Integrated Circuit	

Document Conventions

Units of Measure

Table 2. Units of Measure

Symbol	Unit of Measure	
dBc	decibels relative to carrier	
°C	degree Celsius	
Hz hertz		
MHz	megahertz	
μΑ	microampere	
mA	milliampere	
W	ohm	
pF	picofarad	
ps	picosecond	
V	volt	
W	watt	



Document History Page

Document Title: CY23EP05, 2.5 V or 3.3 V,10–220 MHz, Low Jitter, 5 Output Zero Delay Buffer Document Number: 38-07759					
Revision	ECN	Orig. of Change	Submission Date	Description of Change	
**	349620	RGL	See ECN	New data sheet	
*A	401073	RGL	See ECN	Updated Delay vs. Load graph with standard drive data Added Phase-noise graph	
*В	413826	RGL	See ECN	Minor Change: typo – changed from CY23EP05SXC-T to CY23EP05SXC-1T	
*C	3273677	CXQ	06/07/2011	1) Added typical column to the Operating Conditions table. Included 3.3 V and 2.5 V typical specs for the two V _{DD} rows. 2) All BW, R _{OUT} , and Theta J _A specs are moved to typical column with only dashes left in the Min and Max columns. Removed the "(typical)" note from the description cells for these specs. 3) All other specs just have a dash for the new typical column cells. 4) Changed I _{il} spec in Electrical Specifications (3.3 V DC) and Electrical Speci- fications (2.5 V DC) tables from +/- 10 µA max to -10 µA min and 10 µA max. 5) Added typical column to the DC Electrical Specifications tables. Typical column is all kept dashes except for the first row V _{DD} (3.3 V or 2.5 V respectively). 6) Changed t ₇ spec from +/- 150 ps max to -150 ps min and 150 ps max (same for the 300 ps spec). 7) Updated package drawing to latest revision. 8) Added Ordering Code Definitions, Acronyms, Units sections.	
*D	4402737	AJU	06/09/2014	Updated Package Drawing and Dimensions: spec 51-85066 – Changed revision from *D to *F. Updated in new template. Completing Sunset Review.	
*E	4578443	AJU	11/25/2014	Added related documentation hyperlink in page 1.	
*F	5260402	PSR	05/05/2016	Updated Zero Delay and Skew Control section. Added Thermal Resistance. Updated the Cypress logo, copyright information, Sales, Solutions, and Legal Information based on the new template.	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

PSoC[®]Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Forums | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other luses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners

[©] Cypress Semiconductor Corporation, 2005-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and ober countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware product. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.