

# 256-Kbit (32 K × 8) F-RAM Memory

### **Features**

- 256-Kbit ferroelectric random access memory (F-RAM) logically organized as 32 K × 8
  - ☐ High-endurance 100 trillion (10<sup>14</sup>) read/writes
  - □ 151-year data retention (see the Data Retention and Endurance table)
  - □ NoDelay™ writes
  - □ Page mode operation
  - □ Advanced high-reliability ferroelectric process
- SRAM compatible
  - □ Industry-standard 32 K × 8 SRAM pinout
  - □ 70-ns access time, 140-ns cycle time
- Superior to battery-backed SRAM modules
  - □ No battery concerns
  - Monolithic reliability
  - ☐ True surface mount solution, no rework steps
  - □ Superior for moisture, shock, and vibration
  - Resistant to negative voltage undershoots
- Low power consumption
  - □ Active current 5 mA (typ)
  - $\square$  Standby current 90  $\mu$ A (typ)
- Low-voltage operation: V<sub>DD</sub> = 2.0 V to 3.6 V
- Industrial temperature: -40 °C to +85 °C

### ■ Packages:

- □ 28-pin small outline integrated circuit (SOIC) package
- □ 28-pin thin small outline package (TSOP) Type I
- □ 32-pin thin small outline package (TSOP) Type I
- Restriction of hazardous substances (RoHS) compliant

### **Functional Overview**


The FM28V020 is a 32 K × 8 nonvolatile memory that reads and writes similar to a standard SRAM. A ferroelectric random access memory or F-RAM is nonvolatile, which means that data is retained after power is removed. It provides data retention for over 151 years while eliminating the reliability concerns, functional disadvantages, and system design complexities of battery-backed SRAM (BBSRAM). Fast write timing and high write endurance make the F-RAM superior to other types of memory.

The FM28V020 operation is similar to that of other RAM devices and therefore, it can be used as a drop-in replacement for a standard SRAM in a system. Read and write cycles may be triggered by  $\overline{\text{CE}}$  or simply by changing the address. The F-RAM memory is nonvolatile due to its unique ferroelectric memory process. These features make the FM28V020 ideal for nonvolatile memory applications requiring frequent or rapid writes.

The device is available in a 28-pin SOIC, 28-pin TSOP I and 32-pin TSOP I surface mount packages. Device specifications are guaranteed over the industrial temperature range –40 °C to +85 °C.

For a complete list of related documentation, click here.

# **Logic Block Diagram**





# Contents

Pinouts	3
Pin Definitions	4
Device Operation	
Memory Operation	5
Read Operation	
Write Operation	5
Page Mode Operation	5
Pre-charge Operation	5
SRAM Drop-In Replacement	6
Endurance	6
Maximum Ratings	7
Operating Range	
DC Electrical Characteristics	7
Data Retention and Endurance	7
Capacitance	8
Thermal Resistance	
AC Test Conditions	8

AC Switching Characteristics	9
SRAM Read Cycle	
SRAM Write Cycle	
Power Cycle Timing	13
Functional Truth Table	
Ordering Information	15
Ordering Code Definitions	
Package Diagrams	16
Acronyms	
Document Conventions	
Units of Measure	19
Document History Page	20
Sales, Solutions, and Legal Information	21
Worldwide Sales and Design Support	21
Products	
PSoC® Solutions	21
Cypress Developer Community	21
Technical Support	



### **Pinouts**

Figure 1. 28-pin SOIC pinout




Figure 2. 28-pin TSOP I pinout





Figure 3. 32-pin TSOP I pinout





# **Pin Definitions**

Pin Name	I/O Type	Description
A <sub>14</sub> -A <sub>0</sub>	Input	<b>Address inputs</b> : The 15 address lines select one of 32,768 bytes in the F-RAM array. The lowest two address lines $A_2$ – $A_0$ may be used for page mode read and write operations.
DQ <sub>7</sub> –DQ <sub>0</sub>	Input/Output	Data I/O Lines: 8-bit bidirectional data bus for accessing the F-RAM array.
WE	Input	<b>Write Enable</b> : A write cycle begins when $\overline{\text{WE}}$ is asserted. The rising edge causes the FM28V020 to write the data on the DQ bus to the F-RAM array. The falling edge of $\overline{\text{WE}}$ latches a new column address for page mode write cycles.
CE	Input	<b>Chip Enable</b> : The device is selected and a new memory access begins on the falling edge of $\overline{\text{CE}}$ . The entire address is latched internally at this point. Subsequent changes to the $A_2$ – $A_0$ address inputs allow page mode operation.
ŌĒ	Input	Output Enable: When OE is LOW, the FM28V020 drives the data bus when the valid read data is available. Deasserting OE HIGH tristates the DQ pins.
$V_{SS}$	Ground	Ground for the device. Must be connected to the ground of the system.
$V_{DD}$	Power supply	Power supply input to the device.
NC	No connect	No connect. This pin is not connected to the die.



### **Device Operation**

The FM28V020 is a bytewide F-RAM memory logically organized as  $32,768 \times 8$  and accessed using an industry-standard parallel interface. All data written to the part is immediately nonvolatile with no delay. The device offers page mode operation, which provides high-speed access to addresses within a page (row). Access to a different page requires that either  $\overline{\text{CE}}$  transitions LOW or the upper address (A<sub>14</sub>–A<sub>3</sub>) changes. See the Functional Truth Table on page 14 for a complete description of read and write modes.

### **Memory Operation**

Users access 32,768 memory locations, each with 8 data bits through a parallel interface. The F-RAM array is organized as eight blocks, each having 512 rows. Each row has eight column locations, which allow fast access in page mode operation. When an initial address is latched by the falling edge of  $\overline{CE}$ , subsequent column locations may be accessed without the need to toggle  $\overline{CE}$ . When  $\overline{CE}$  is deasserted HIGH, a pre-charge operation begins. Writes occur immediately at the end of the access with no delay. The  $\overline{WE}$  pin must be toggled for each write operation. The write data is stored in the nonvolatile memory array immediately, which is a feature unique to F-RAM called NoDelay writes.

### **Read Operation**

A read operation begins on the falling edge of  $\overline{\text{CE}}$ . The falling edge of  $\overline{\text{CE}}$  causes the address to be latched and starts a memory read cycle if  $\overline{\text{WE}}$  is HIGH. Data becomes available on the bus after the access time is met. When the address is latched and the access completed, a new access to a random location (different row) may begin while  $\overline{\text{CE}}$  is still LOW. The minimum cycle time for random addresses is  $t_{RC}$ . Note that unlike SRAMs, the FM28V020's  $\overline{\text{CE}}$ -initiated access time is faster than the address access time.

The FM28V020 will drive the data bus when  $\overline{OE}$  is asserted LOW and the memory access time is met. If  $\overline{OE}$  is asserted after the memory access time is met, the data bus will be driven with valid data. If  $\overline{OE}$  is asserted before completing the memory access, the data bus will not be driven until valid data is available. This feature minimizes supply current in the system by eliminating transients caused by invalid data being driven to the bus. When  $\overline{OE}$  is deasserted HIGH, the data bus will remain in a HI-Z state.

### Write Operation

In the FM28V020, writes occur in the same interval as reads. The FM28V020 supports both  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  controlled write cycles. In both cases, the address is latched on the falling edge of  $\overline{\text{CE}}$ .

In a  $\overline{\text{CE}}$ -controlled write, the  $\overline{\text{WE}}$  signal is asserted before beginning the memory cycle. That is,  $\overline{\text{WE}}$  is LOW when the device is activated with the chip enable. In this case, the device begins the memory cycle as a write. The FM28V020 will not drive the data bus regardless of the state of  $\overline{\text{OE}}$  as long as  $\overline{\text{WE}}$  is LOW.

Input data must be valid when  $\overline{\text{CE}}$  is deasserted HIGH. In a  $\overline{\text{WE-controlled write}}$ , the memory cycle begins on the falling edge of  $\overline{\text{CE}}$ . The  $\overline{\text{WE}}$  signal falls some time later. Therefore, the memory cycle begins as a read. The data bus will be driven if  $\overline{\text{OE}}$  is LOW; however, it will be HI-Z when  $\overline{\text{WE}}$  is asserted LOW. The  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  controlled write timing cases are shown on the page 12. In the Figure 10 on page 12 diagram, the data bus is shown as a hi-Z condition while the chip is write-enabled and before the required setup time. Although this is drawn to look like a mid-level voltage, it is recommended that all DQ pins comply with the minimum  $V_{\text{IH}}/V_{\text{IL}}$  operating levels.

Write access to the array begins on the falling edge of  $\overline{WE}$  after the memory cycle is initiated. The write access terminates on the rising edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever comes first. A valid write operation requires the user to meet the access time specification before deasserting  $\overline{WE}$  or  $\overline{CE}$ . The data setup time indicates the interval during which data cannot change before the end of the write access (rising edge of  $\overline{WE}$  or  $\overline{CE}$ ).

Unlike other nonvolatile memory technologies, there is no write delay with F-RAM. Because the read and write access times of the underlying memory are the same, the user experiences no delay through the bus. The entire memory operation occurs in a single bus cycle. Data polling, a technique used with EEPROMs to determine if a write is complete, is unnecessary.

### Page Mode Operation

The FM28V020 provides the user fast access to any data within a row element. Each row has eight column-address locations. Address inputs  $A_2\text{--}A_0$  define the column address to be accessed. An access can start anywhere within a row and other column locations may be accessed without the need to toggle the  $\overline{\text{CE}}$  pin. For fast access reads, after the first data byte is driven to the bus, the column address inputs  $A_2\text{--}A_0$  may be changed to a new value. A new data byte is then driven to the DQ pins. For fast access writes, the first write pulse defines the first write access. While  $\overline{\text{CE}}$  is LOW, a subsequent write pulse along with a new column address provides a page mode write access.

### **Pre-charge Operation**

The pre-charge operation is an internal condition in which the memory state is prepared for a new access. Pre-charge is user-initiated by driving the  $\overline{\text{CE}}$  signal HIGH. It must remain HIGH for at least the minimum pre-charge time,  $t_{PC}$ .

Pre-charge is also activated by changing the upper addresses,  $A_{14}$ – $A_3$ . The current row is first closed before accessing the new row. The device automatically detects an upper order address change, which starts a pre-charge operation. The new address is latched and the new read data is valid within the  $t_{AA}$  address access time; see Figure 6 on page 11. A similar sequence occurs for write cycles; see Figure 11 on page 12. The rate at which random addresses can be issued is  $t_{RC}$  and  $t_{WC}$ , respectively.




### **SRAM Drop-In Replacement**

The FM28V020 is designed to be a drop-in replacement for standard asynchronous SRAMs. The device does not require  $\overline{CE}$  to toggle for each new address.  $\overline{CE}$  may remain LOW indefinitely while  $V_{DD}$  is applied. While  $\overline{CE}$  is LOW, the device automatically detects address changes and a new access begins. It also allows page mode operation at speeds up to 15 MHz.


A typical application is shown in Figure 4. It shows a pull-up resistor on  $\overline{\text{CE}}$ , which will keep the pin HIGH during power cycles, assuming the MCU / MPU pin tristates during the reset condition. The pull-up resistor value should be chosen to ensure the  $\overline{\text{CE}}$  pin tracks  $V_{DD}$  to a high enough value, so that the current drawn when  $\overline{\text{CE}}$  is LOW is not an issue. A 10-k $\Omega$  resistor draws 330  $\mu$ A when  $\overline{\text{CE}}$  is LOW and  $V_{DD}$  = 3.3 V.

Figure 4. Use of Pull-up Resistor on CE



Note that if  $\overline{CE}$  is tied to ground, the user  $\overline{must}$  be  $\overline{sure}$   $\overline{WE}$  is not LOW at power-up or power-down events. If  $\overline{CE}$  and  $\overline{WE}$  are both LOW during power cycles, data will be corrupted. Figure 5 shows a pull-up resistor on  $\overline{WE}$ , which will keep the pin HIGH during power cycles, assuming the MCU/MPU pin tristates during the reset condition. The pull-up resistor value should be chosen to ensure the  $\overline{WE}$  pin tracks  $\overline{VDD}$  to a high enough value, so that the current drawn when  $\overline{WE}$  is LOW is not an issue. A 10-k $\Omega$  resistor draws 330  $\mu$ A when  $\overline{WE}$  is LOW and  $\overline{VDD}$  = 3.3 V.

Figure 5. Use of Pull-up Resistor on WE



 $\overline{\text{CE}}$  applications that require the lowest power consumption, the  $\overline{\text{CE}}$  signal should be active only during memory accesses. Due to the external pull-up resistor, some supply current will be drawn while  $\overline{\text{CE}}$  is LOW. When  $\overline{\text{CE}}$  is HIGH, the device draws no more than the maximum standby current  $I_{SB}$ .

CE toggling LOW on every address access is perfectly acceptable in FM28V020.

### **Endurance**

The FM28V020 is capable of being accessed at least  $10^{14}$  times – reads or writes. An F-RAM memory operates with a read and restore mechanism. Therefore, an endurance cycle is applied on a row basis. The F-RAM architecture is based on an array of rows and columns. Rows are defined by  $A_{14-3}$  and column addresses by  $A_2$ - $A_0$ . The array is organized as 4K rows of eight bytes each. The entire row is internally accessed once whether a single byte or all eight bytes are read or written. Each byte in the row is counted only once in an endurance calculation if the addressing is contiguous in nature.

The user may choose to write CPU instructions and run them from a certain address space. Table 1 shows endurance calculations for a 256-byte repeating loop, which includes a starting address, seven-page mode accesses, and a  $\overline{\text{CE}}$  pre-charge. The number of bus clock cycles needed to complete a eight-byte read transaction is 1 + 7 + 1 or 9 clocks. The entire loop causes each byte to experience only one endurance cycle. The F-RAM read and write endurance is virtually unlimited.

Table 1. Time to Reach 100 Trillion Cycles for Repeating 256-byte Loop

Bus Freq (MHz)	Bus Cycle Time (ns)	256-byte Transaction Time (μs)	Endurance Cycles/sec	Endurance Cycles/year	Years to Reach 10 <sup>14</sup> Cycles
10	100	28.8	34,720	1.09 x 10 <sup>12</sup>	91.7
5	200	57.6	17,360	5.47 x 10 <sup>11</sup>	182.8



# **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the

device. These user guidelines are not tested.
Storage temperature55 °C to +125 °C
Maximum accumulated storage time At 125 °C ambient temperature
Ambient temperature with power applied–55 °C to +125 °C
Supply voltage on $V_{DD}$ relative to $V_{SS}$ –1.0 V to + 4.5 V
Voltage applied to outputs in High Z state0.5 V to V <sub>DD</sub> + 0.5 V
Input voltage $-1.0 \text{ V}$ to + 4.5 V and $V_{\text{IN}} < V_{\text{DD}}$ + 1.0 V
Transient voltage (< 20 ns) on

any pin to ground potential .....-2.0 V to V<sub>CC</sub> + 2.0 V

Package power dissipation capability (T <sub>A</sub> = 25 °C)
Surface mount Pb soldering temperature (3 seconds)+260 °C
DC output current (1 output at a time, 1s duration) 15 mA
Static discharge voltage Human Body Model (AEC-Q100-002 Rev. E) 2 kV
Charged Device Model (AEC-Q100-011 Rev. B) 1.25 kV
Machine Model (AEC-Q100-003 Rev. E)200 V
Latch-up current > 140 mA

# **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	$V_{DD}$
Industrial	–40 °C to +85 °C	2.0 V to 3.6 V

### **DC Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions	Min	<b>Typ</b> [1]	Max	Unit
$V_{DD}$	Power supply voltage		2.0	3.3	3.6	V
I <sub>DD</sub>	V <sub>DD</sub> supply current	$V_{DD}$ = 3.6 V, $\overline{CE}$ cycling at min. cycle time. All inputs toggling at CMOS levels (0.2 V or $V_{DD}$ – 0.2 V), all DQ pins unloaded.	-	5	8	mA
I <sub>SB</sub>	Standby current	$V_{DD}$ = 3.6 V, $\overline{CE}$ at $V_{DD}$ , All other pins are static and at CMOS levels (0.2 V or $V_{DD}$ – 0.2 V)	_	90	150	μA
I <sub>LI</sub>	Input leakage current	$V_{\text{IN}}$ between $V_{\text{DD}}$ and $V_{\text{SS}}$	-	_	<u>+</u> 1	μΑ
I <sub>LO</sub>	Output leakage current	V <sub>OUT</sub> between V <sub>DD</sub> and V <sub>SS</sub>	_	_	<u>+</u> 1	μΑ
V <sub>IH</sub>	Input HIGH voltage		$0.7 \times V_{DD}$	_	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage		- 0.3	_	0.3 × V <sub>DD</sub>	V
V <sub>OH1</sub>	Output HIGH voltage	$I_{OH} = -1.0 \text{ mA}, V_{DD} > 2.7 \text{ V}$	2.4	_	_	V
V <sub>OH2</sub>	Output HIGH voltage	I <sub>OH</sub> = -100 μA	V <sub>DD</sub> – 0.2	_	-	V
V <sub>OL1</sub>	Output LOW voltage	I <sub>OL</sub> = 1 mA, V <sub>DD</sub> > 2.7 V	_	_	0.4	V
V <sub>OL2</sub>	Output LOW voltage	I <sub>OL</sub> = 150 μA	_	_	0.2	V

# **Data Retention and Endurance**

Parameter	Description	Test condition	Min	Max	Unit
$T_{DR}$	Data retention	At +85 °C	10	_	Years
		At +75 °C	38	_	
		At +65 °C	151	_	
$NV_C$	Endurance	Over operating temperature	10 <sup>14</sup>	ı	Cycles

Document Number: 001-86204 Rev. \*F

Note 1. Typical values are at 25 °C,  $V_{DD}$  =  $V_{DD}$  (typ). Not 100% tested.



# Capacitance

Parameter	Description	Test Conditions	Max	Unit
C <sub>I/O</sub>	Input/Output capacitance (DQ)	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{DD} = V_{DD}(\text{Typ})$	8	pF
C <sub>IN</sub>	Input capacitance		6	pF

# **Thermal Resistance**

Parameter	Description	Test Conditions	28-pin SOIC	28-pin TSOP I	32-pin TSOP I	Unit
$\Theta_{JA}$	(junction to ambient)	·		108	84	°C/W
$\Theta_{JC}$		measuring thermal impedance, in accordance with EIA/JESD51.	30	29	26	°C/W

# **AC Test Conditions**

Input pulse levels	.0 V to 3 V
Input rise and fall times (10%–90%)	<u>&lt;</u> 3 ns
Input and output timing reference levels	1.5 V
Output load capacitance	30 pF



# **AC Switching Characteristics**

Over the Operating Range

Parameters [2]						
Cypress Parameter	Alt Parameter	Description	Min	Max	Unit	
SRAM Read C	ycle					
t <sub>CE</sub>	t <sub>ACE</sub>	Chip enable access time	-	70	ns	
t <sub>RC</sub>	_	Read cycle time	140	_	ns	
t <sub>AA</sub>	_	Address access time	-	140	ns	
t <sub>OH</sub>	t <sub>OHA</sub>	Output hold time	20	-	ns	
t <sub>AAP</sub>	_	Page mode address access time	-	40	ns	
t <sub>OHP</sub>	_	Page mode output hold time	3	-	ns	
t <sub>CA</sub>	_	Chip enable active time	70	-	ns	
t <sub>PC</sub>	_	Pre-charge time	70	_	ns	
t <sub>AS</sub>	t <sub>SA</sub>	Address setup time (to CE LOW)	0	-	ns	
t <sub>AH</sub>	t <sub>HA</sub>	Address hold time (CE Controlled)	70	_	ns	
t <sub>OE</sub> [3]	t <sub>DOE</sub>	Output enable access time	_	20	ns	
t <sub>HZ</sub> <sup>[4, 5]</sup>	t <sub>HZCE</sub>	Chip Enable to output HI-Z –		10	ns	
t <sub>OHZ</sub> [4, 5]	t <sub>HZOE</sub>	Output enable HIGH to output HI-Z -		10	ns	

<sup>2.</sup> Test conditions assume a signal transition time of 3 ns or less, timing reference levels of 0.5 × V<sub>DD</sub>, input pulse levels of 0 to 3 V, output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and load capacitance shown in AC Test Conditions on page 8.

For V<sub>DD</sub> < 2.7 V, t<sub>OE</sub> max is 25 ns.
 t<sub>HZ</sub> and t<sub>OHZ</sub> are specified with a load capacitance of 5 pF. Transition is measured when the outputs enter a high impedance state.
 This parameter is characterized but not 100% tested.



# AC Switching Characteristics (continued)

Over the Operating Range

Parameters [2]  Cypress Parameter  Alt Parameter					
		Description	Min	Max	Unit
SRAM Write C	ycle			•	1
t <sub>WC</sub>	t <sub>WC</sub>	Write cycle time	140	_	ns
t <sub>CA</sub>	_	Chip enable active time	70	_	ns
t <sub>CW</sub>	t <sub>SCE</sub>	Chip enable to write enable HIGH	70	_	ns
t <sub>PC</sub>	_	Pre-charge time	70	_	ns
t <sub>PWC</sub>	_	Page mode write enable cycle time	35	_	ns
t <sub>WP</sub>	t <sub>PWE</sub>	Write enable pulse width	18	_	ns
t <sub>AS</sub>	t <sub>SA</sub>	Address setup time (to CE LOW)	0	_	ns
t <sub>AH</sub>	t <sub>HA</sub>	Address hold time (CE Controlled)	70	_	ns
t <sub>ASP</sub>	_	Page mode address setup time (to WE LOW)	5	_	ns
t <sub>AHP</sub>	_	Page mode address hold time (to WE LOW)	20	_	ns
t <sub>WLC</sub>	t <sub>PWE</sub>	Write enable LOW to chip disabled	25	_	ns
t <sub>WLA</sub>	_	Write enable LOW to A <sub>14-3</sub> change	25	_	ns
t <sub>AWH</sub>	_	A <sub>14-3</sub> change to write enable HIGH	140	_	ns
t <sub>DS</sub>	$t_{SD}$	Data input setup time	15	_	ns
t <sub>DH</sub>	t <sub>HD</sub>	Data input hold time	0	_	ns
t <sub>WZ</sub> <sup>[6, 7]</sup>	t <sub>HZWE</sub>	Write enable LOW to output HI-Z	_	10	ns
t <sub>WX</sub> <sup>[7]</sup>	_	Write enable HIGH to output driven	5	-	ns
t <sub>WS</sub> <sup>[7, 8]</sup>	_	Write enable to CE LOW setup time	0	_	ns
t <sub>WH</sub> <sup>[7, 8]</sup>	_	Write enable to CE HIGH hold time	0	_	ns

t<sub>WZ</sub> is specified with a load capacitance of 5 pF. Transition is measured when the outputs enter a high impedance state.
 This parameter is characterized but not 100% tested.
 The relationship between 
 \overline{\text{CE}} and 
 \overline{\text{WE}} determines if a 
 \overline{\text{CE}} or 
 \overline{\text{WE}} controlled write occurs.



Figure 6. Read Cycle Timing 1 (CE LOW, OE LOW)




Figure 7. Read Cycle Timing 2 (CE Controlled)





Figure 8. Page Mode Read Cycle Timing  $^{[9]}$ 



### Note

<sup>9.</sup> Although sequential column addressing is shown, it is not required.



CE WE  $t_{\text{WX}}$  $t_{\text{HZ}} \\$  $t_{\mathsf{DH}}$  $t_{DS}$ DQ<sub>7-0</sub> D in D out

Figure 9. Write Cycle Timing 1 (WE Controlled) [10]

Figure 10. Write Cycle Timing 2 (CE Controlled)





Figure 11. Write Cycle Timing 3 (CE LOW) [10]



 $<sup>\</sup>label{eq:note} \begin{array}{l} \textbf{Note} \\ \textbf{10. OE} \text{ (not shown) is LOW only to show the effect of } \overline{\text{WE}} \text{ on DQ pins.} \end{array}$ 







Figure 12. Page Mode Write Cycle Timing

# **Power Cycle Timing**

Over the Operating Range

Parameter	Description	Min	Max	Unit
t <sub>PU</sub>	Power-up (after V <sub>DD</sub> min. is reached) to first access time	250	-	μs
t <sub>PD</sub>	Last write (WE HIGH) to power down time	0	_	μs
t <sub>VR</sub> <sup>[11]</sup>	V <sub>DD</sub> power-up ramp rate		-	μs/V
t <sub>VF</sub> <sup>[11]</sup>	V <sub>DD</sub> power-down ramp rate	100	_	μs/V

Figure 13. Power Cycle Timing



### Note

<sup>11.</sup> Slope measured at any point on the V<sub>DD</sub> waveform.



## **Functional Truth Table**

CE	WE	A <sub>14</sub> -A <sub>3</sub>	A <sub>2</sub> -A <sub>0</sub>	Operation [12, 13]
Н	Х	Х	Х	Standby/Idle
Ļ	H	V	V V	Read
L	Н	No Change	Change	Page Mode Read
L	Н	Change	V	Random Read
Ļ	L	V V	V V	CE-Controlled Write <sup>[13]</sup>
L	$\downarrow$	V	V	WE-Controlled Write [13, 14]
L	<b>\</b>	No Change	V	Page Mode Write <sup>[15]</sup>
↑ L	X X	X X	X X	Starts pre-charge

Notes

12. H = Logic HIGH, L = Logic LOW, V = Valid Data, X = Don't Care, ↓ = toggle LOW, ↑ = toggle HIGH.

13. For write cycles, data-in is latched on the rising edge of CE or WE, whichever comes first.

14. WE-controlled write cycle begins as a Read cycle and then A<sub>14</sub>-A<sub>3</sub> is latched.

<sup>15.</sup> Addresses A<sub>2</sub>-A<sub>0</sub> must remain stable for at least 15 ns during page mode operation.




# **Ordering Information**

Access time (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
70	FM28V020-SG	51-85026	28-pin SOIC	Industrial
	FM28V020-SGTR	51-85026	28-pin SOIC	
	FM28V020-T28G	001-91155	28-pin TSOP I	
	FM28V020-T28GTR	001-91155	28-pin TSOP I	
	FM28V020-TG	001-91156	32-pin TSOP I	
	FM28V020-TGTR		32-pin TSOP I	

All the above parts are Pb-free.


### **Ordering Code Definitions**






# **Package Diagrams**

Figure 14. 28-pin SOIC Package Outline, 51-85026






### NOTE:

- 1. JEDEC STD REF MO-119
- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH,BUT DOES INCLUDE MOLD MISMATCH AND ARE MEASURED AT THE MOLD PARTING LINE. MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.010 in (0.254 mm) PER SIDE
- 3. DIMENSIONS IN INCHES MIN. MAX.

PART #				
S28.3	STANDARD PKG.			
SZ28.3	LEAD FREE PKG.			
SX28.3	LEAD FREE PKG.			




51-85026 \*H



# Package Diagrams (continued)

Figure 15. 28-pin TSOP I Package Outline, 001-91155




001-91155 \*\*



# Package Diagrams (continued)

Figure 16. 32-pin TSOP I Package Outline, 001-91156



001-91156 \*\*



# Acronyms

Acronym	Description
CPU	Central Processing Unit
CMOS	Complementary Metal Oxide Semiconductor
JEDEC	Joint Electron Devices Engineering Council
JESD	JEDEC Standards
EIA	Electronic Industries Alliance
F-RAM	Ferroelectric Random Access Memory
I/O	Input/Output
MCU	Microcontroller Unit
MPU	Microprocessor Unit
RoHS	Restriction of Hazardous Substances
RW	Read and Write
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package

# **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
Hz	hertz
kHz	kilohertz
kΩ	kilohm
MHz	megahertz
μΑ	microampere
μF	microfarad
μS	microsecond
mA	milliampere
ms	millisecond
ΜΩ	megaohm
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



# **Document History Page**

	ocument Title: FM28V020, 256-Kbit (32 K × 8) F-RAM Memory ocument Number: 001-86204					
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change		
**	3912932	GVCH	02/25/2013	New data sheet.		
*A	3924836	GVCH	03/07/2013	Changed to Production status Added 28-pin TSOP package type Changed $I_{DD}$ limit min spec from 7 mA to 5 mA and max spec from 12 mA to 8 mA. Read Cycle AC Parameters: Changed $t_{AAP}$ spec value from 60 ns to 40 ns and $t_{OE}$ spec value from 15 ns to 20 ns Write Cycle AC Parameters: Changed $t_{PWC}$ spec value from 30 ns to 35 ns and $t_{AHP}$ spec value from 15 ns to 20 ns		
*B	4000965	GVCH	05/15/2013	Added Appendix A - Errata for FM28V020		
*C	4045491	GVCH	06/30/2013	All errata items are fixed and the errata is removed.		
*D	4274812	GVCH	03/11/2014	Converted to Cypress standard format Updated Maximum Ratings table - Removed Moisture Sensitivity Level (MSL) - Added junction temperature and latch up current Updated Data Retention and Endurance table Added Thermal Resistance table Removed Package Marking Scheme (top mark)		
*E	4582540	GVCH	11/28/2014	Added related documentation hyperlink in page 1. Updated package diagram. Figure 3: Typo fixed (Corrected pin 32 from V <sub>DD</sub> to NC)		
*F	4881722	ZSK / PSR	08/12/2015	Updated Maximum Ratings: Removed "Maximum junction temperature". Added "Maximum accumulated storage time". Added "Ambient temperature with power applied". Updated to new template.		



## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive
Clocks & Buffers

Interface

**Lighting & Power Control** 

Memory PSoC

Touch Sensing
USB Controllers

Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB

cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

**Cypress Developer Community** 

Community | Forums | Blogs | Video | Training

**Technical Support** 

cypress.com/go/support

© Cypress Semiconductor Corporation, 2013-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.