

FEATURES

- Fast 35 ns Read/Write cycle
- SRAM compatible timing, uses existing SRAM controllers without redesign
- Unlimited Read & Write endurance
- Data non-volatile for >20 years at temperature
- One memory replaces Flash, SRAM, EEPROM and BBSRAM in a system for simpler, more efficient design
- Replaces battery-backed SRAM solutions with MRAM to improve reliability
- 3.3 volt power supply
- Automatic data protection on power loss
- Commercial, Industrial, Extended temperatures
- AEC-Q100 Grade 1 option
- All products meet MSL-3 moisture sensitivity level
- RoHS-compliant SRAM TSOP2 and BGA Packages





MR2A16A

48-ball BGA

INTRODUCTION

The **MR2A16A** is a 4,194,304-bit magnetoresistive random access memory (MRAM) device organized as 262,144 words of 16 bits. The **MR2A16A** offers SRAM compatible 35 ns read/write timing with unlimited endurance. Data is always non-volatile for greater than 20 years. Data is automatically protected on power loss by low-voltage inhibit circuitry to prevent writes with voltage out of specification.

The **MR2A16A** is the ideal memory solution for applications that must permanently store and retrieve critical data and programs quickly.

The **M2A16A** is available in a small footprint 48-pin ball grid array (BGA) package and a 44-pin thin small outline package (TSOP Type 2). These packages are compatible with similar low-power SRAM products and other nonvolatile RAM products.

The **MR2A16A** provides highly reliable data storage over a wide range of temperatures. The product is offered with Commercial (0 to +70 °C), Industrial (-40 to +85 °C), Extended (-40 to +105 °C), and AEC-Q100 Grade 1 (-40 to +125 °C) operating temperature range options.

MR2A16A



TABLE OF CONTENTS

FEATURES1
INTRODUCTION1
BLOCK DIAGRAM AND PIN ASSIGNMENTS4
Figure 1 – Block Diagram
Table 1 – Pin Functions
Figure 2 – Pin Diagrams for Available Packages (Top View)5
Table 2 – Operating Modes
ABSOLUTE MAXIMUM RATINGS
Table 3 – Absolute Maximum Ratings6
OPERATING CONDITIONS
Power Up and Power Down Sequencing8
Figure 3 – Power Up and Power Down Diagram
DC CHARACTERISTICS
Table 4 – DC Characteristics9
Table 4 – DC Characteristics
Table 5 – Power Supply Characteristics
Table 5 – Power Supply Characteristics 9 TIMING SPECIFICATIONS 10
Table 5 – Power Supply Characteristics 9 TIMING SPECIFICATIONS 10 Table 6 – Capacitance 10
Table 5 – Power Supply Characteristics9TIMING SPECIFICATIONS10Table 6 – Capacitance10Table 7 – AC Measurement Conditions10
Table 5 – Power Supply Characteristics9TIMING SPECIFICATIONS10Table 6 – Capacitance10Table 7 – AC Measurement Conditions10Figure 4 – Output Load Test Low and High10
Table 5 – Power Supply Characteristics9TIMING SPECIFICATIONS10Table 6 – Capacitance10Table 7 – AC Measurement Conditions10Figure 4 – Output Load Test Low and High10Figure 5 – Output Load Test All Others10
Table 5 – Power Supply Characteristics9TIMING SPECIFICATIONS10Table 6 – Capacitance10Table 7 – AC Measurement Conditions10Figure 4 – Output Load Test Low and High10Figure 5 – Output Load Test All Others10Read Mode11
Table 5 – Power Supply Characteristics9TIMING SPECIFICATIONS10Table 6 – Capacitance10Table 7 – AC Measurement Conditions10Figure 4 – Output Load Test Low and High10Figure 5 – Output Load Test All Others10Read Mode11Table 8 – Read Cycle Timing11
Table 5 - Power Supply Characteristics9TIMING SPECIFICATIONS10Table 6 - Capacitance10Table 7 - AC Measurement Conditions10Figure 4 - Output Load Test Low and High10Figure 5 - Output Load Test All Others10Read Mode11Table 8 - Read Cycle Timing11Figure 6 - Read Cycle 111



TABLE OF CONTENTS (CONT'D)

Figure 8 – Write Cycle Timing 1 ($\overline{\mathbf{W}}$ Controlled)12
Table 10 – Write Cycle Timing 2 ($\overline{\mathbf{E}}$ Controlled)13
Figure 9 – Write Cycle Timing 2 (E Controlled)13
Table 11 – Write Cycle Timing 3 ($\overline{\textbf{LB}}$ / $\overline{\textbf{UB}}$ Controlled)14
Figure 10 – Write Cycle Timing 3 (IB / UB Controlled)14
ORDERING INFORMATION 15
Table 12 – Ordering Part Number System for Parallel I/O MRAM15
Table 13 – MR2A16A Ordering Part Numbers16
PACKAGE OUTLINE DRAWINGS 17
Figure 11 – 44-TSOP2 Package Outline17
Figure 12 – 48-FBGA Packge Outline18
REVISION HISTORY
HOW TO CONTACT US



BLOCK DIAGRAM AND PIN ASSIGNMENTS

Figure 1 – Block Diagram





Table 1 – Pin Functions

Signal Name	Function
A	Address Input
Ē	Chip Enable
W	Write Enable
G	Output Enable
UB	Upper Byte Enable
LB	Lower Byte Enable
DQ	Data I/O
V _{DD}	Power Supply
V _{SS}	Ground
DC	Do Not Connect
NC	No Connection



A₀ 🗖		44	
A1 🗖	2	43	111 A ₁₆
A ₂	3	42	1 A15
A3 🗖	4	41	⊡G
A4 🗖	5	40	📖 🕡 В
Ē	6	39	
DQL0	7	38	DQU15
DQL1	8	37	DQU14
DQL2	9	36	DQU13
DQL3	10	35	DQU12
	11	34	Vss
Vss 🗖	12	33	
DQL4 🗖	13	32	DQU11
DQL5 🗖	14	31	DQU10
DQL6 🖂	15	30	🗔 DQU9
DQL7 🗖	16	29	🗔 DQU8
\overline{W}	17	28	🗖 DC
A₅⊡	18	27	🗔 A ₁₄
A ₆ 🗔	19	26	🗔 A ₁₃
A7 🗖	20	25	1 A ₁₂
A ₈ 🖂	21	24	1 A ₁₁
A, 🗖	22	23	1 A10

Figure 2 – Pin Diagrams for Available Packages (Top View)



44-Pin TSOP Type2

48-Pin BGA

Table 2 – Operating Modes

Ē ¹	G ¹	W ¹	LB ¹	UB ¹	Mode	V _{DD} Current	DQL[7:0] ²	DQU[15:8] ²
Н	Х	Х	Х	Х	Not selected	I _{SB1} , I _{SB2}	Hi-Z	Hi-Z
L	Н	Н	Х	Х	Output disabled	I _{DDR}	Hi-Z	Hi-Z
L	Х	Х	Н	Н	Output disabled	I _{DDR}	Hi-Z	Hi-Z
L	L	Н	L	Н	Lower Byte Read	I _{DDR}	D _{Out}	Hi-Z
L	L	Н	Н	L	Upper Byte Read	I _{DDR}	Hi-Z	D _{Out}
L	L	Н	L	L	Word Read	I _{DDR}	D _{Out}	D _{Out}
L	Х	L	L	Н	Lower Byte Write	I _{DDW}	D _{in}	Hi-Z
L	Х	L	Н	L	Upper Byte Write	I _{DDW}	Hi-Z	D _{in}
L	Х	L	L	L	Word Write	I _{DDW}	D _{in}	D _{in}

Notes:

- 1. H = high, L = low, X = don't care
- 2. Hi-Z = high impedance



ABSOLUTE MAXIMUM RATINGS

Table 3 – Absolute Maximum Ratings

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits.

The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field more intense than the maximum field intensity specified in the maximum ratings. ¹

Symbol	Parameter	Temp Range	Package	Value	Unit	
V _{DD}	Supply voltage ²	-	-	-0.5 to 4.0	v	
V _{IN}	Voltage on any pin ²	-	-	-0.5 to V _{DD} + 0.5	V	
I _{OUT}	Output current per pin	-	-	±20	mA	
P _D	Package power dissipation ³	-	Note 3	0.600	W	
		Commercial	-	-10 to 85		
₋	Temperature under bias	Industrial	-	-45 to 95	∘⊂	
T _{BIAS}	remperature under blas	Extended	-	-45 to 110		
		AEC-Q100 Grade 1	-	-45 to 130		
T _{stg}	Storage Temperature	-	-	-55 to 150	°C	
T _{Lead}	Lead temperature during solder (3 minute max)	-	-	260	°C	
		Commercial	TSOP2, BGA	2,000		
	Maximum magnetic field during		BGA	2,000		
H _{max_write}	write	Industrial, Extended	TSOP2	10,000	A/m	
		AEC-Q100 Grade 1	TSOP2	2,000		
		Commercial	TSOP2, BGA	8,000		
	Maximum magnetic field during	Industrial, Extended	BGA	8,000	۸/۳	
H _{max_read}	read or standby	muustnal, Extenued	TSOP2	10,000	A/m	
		AEC-Q100 Grade 1	TSOP2	8,000		

Notes:

1. Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.

2. All voltages are referenced to V_{SS}.

3. Power dissipation capability depends on package characteristics and use environment.



OPERATING CONDITIONS

Parameter	Symbol	Min	Typical	Мах	Unit
Power supply voltage ¹	V _{DD}	3.0	3.3	3.6	V
Write inhibit voltage	V _{WI}	2.5	2.7	3.0 ¹	V
Input high voltage	V _{IH}	2.2	-	V _{DD} + 0.3 ²	V
Input low voltage	V _{IL}	-0.5 ³	-	0.8	V
Temperature under bias MR2A16A (Commercial) MR2A16AC (Industrial) MR2A16AV (Extended) MR2A16AM (AEC-Q100 Grade 1) ⁴	T _A	0 -40 -40 -40		70 85 105 125	°C

Notes:

1. There is a 2 ms startup time once V_{DD} exceeds V_{DD} (max). See "Power Up and Power Down Sequencing" on page 8.

2. $V_{IH}(max) = V_{DD} + 0.3 V_{DC}$; $V_{IH}(max) = V_{DD} + 2.0 V_{AC}$ (pulse width ≤ 10 ns) for I ≤ 20.0 mA.

3. $V_{IL}(min) = -0.5 V_{DC}$; $V_{IL}(min) = -2.0 V_{AC}$ (pulse width ≤ 10 ns) for I ≤ 20.0 mA.

4. AEC-Q100 Grade 1 temperature profile assumes 10% duty cycle at maximum temperature (2 years out of 20 years life.)



Power Up and Power Down Sequencing

The MRAM is protected from write operations whenever V_{DD} is less than V_{WI} . As soon as V_{DD} exceeds V_{DD} (min), there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize.

The \overline{E} and \overline{W} control signals should track V_{DD} on power up to V_{DD} - 0.2 V or V_{IH} (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that signal remains high if the driving signal is Hi-Z during power up. Any logic that drives E and W should hold the signals high with a power-on reset signal for longer than the startup time.

During power loss or brownout where V_{DD} goes below V_{WI} , writes are protected and a startup time must be observed when power returns above V_{DD} (min).




Figure 3 – Power Up and Power Down Sequencing Timing Diagram



DC CHARACTERISTICS

Table 4 – DC Characteristics

Parameter	Symbol	Min	Typical	Мах	Unit
Input leakage current	l _{lkg(l)}	-	-	±1	μΑ
Output leakage current	l _{lkg(O)}	-	-	±1	μΑ
Output low voltage $(I_{OL} = +4 \text{ mA})$ $(I_{OL} = +100 \mu\text{A})$	V _{OL}	-	-	0.4 V _{SS} + 0.2	V
Output high voltage (I _{OH} = -4 mA) (I _{OH} = -100 μA)	V _{OH}	2.4 V _{DD} - 0.2	-	-	V

Table 5 – Power Supply Characteristics

Parameter	Symbol	Typical	Мах	Unit
AC active supply current - read modes ¹ (I _{OUT} = 0 mA, V _{DD} = max)	I _{DDR}	55	80	mA
AC active supply current - write modes ¹ (V _{DD} = max) Commercial Grade Industrial Grade Extended Grade AEC-Q100 Grade	IDDW	105 105 105 105	155 165 165 165	mA
AC standby current $(V_{DD} = max, \overline{E} = V_{IH})$ <i>no other restrictions on other inputs</i>	I _{SB1}	18	28	mA
CMOS standby current $(\overline{E} \ge V_{DD} - 0.2 \text{ V and } V_{In} \le V_{SS} + 0.2 \text{ V or } \ge V_{DD} - 0.2 \text{ V})$ $(V_{DD} = \max, f = 0 \text{ MHz})$	I _{SB2}	9	12	mA

Notes:

1. All active current measurements are measured with one address transition per cycle and at minimum cycle time.



TIMING SPECIFICATIONS

Table 6 – Capacit	tance
-------------------	-------

Parameter ¹	Symbol	Typical	Max	Unit
Address input capacitance	C _{In}	-	6	pF
Control input capacitance	C _{In}	-	6	pF
Input/Output capacitance	C _{I/O}	-	8	pF

Notes:

1. f=1.0 MHz, dV=3.0 V, $T_{A}=25$ °C, periodically sampled rather than 100% tested.

Table 7 – AC Measurement Conditions

Parameter	Value	Unit
Logic input timing measurement reference level	1.5	V
Logic output timing measurement reference level	1.5	V
Logic input pulse levels	0 or 3.0	V
Input rise/fall time	2	ns
Output load for low and high impedance parameters See Fi		gure 4
Output load for all other timing parameters	See Fi	gure 5

Figure 4 – Output Load Test Low and High





Figure 5 – Output Load Test All Others





Read Mode

Parameter ¹	Symbol	Min	Мах	Unit
Read cycle time	^t AVAV	35	-	ns
Address access time	^t AVQV	-	35	ns
Enable access time ²	tELQV	-	35	ns
Output enable access time	tGLQV	-	15	ns
Byte enable access time	^t BLQV	-	15	ns
Output hold from address change	^t AXQX	3	-	ns
Enable low to output active ³	^t ELQX	3	-	ns
Output enable low to output active ³	^t GLQX	0	-	ns
Byte enable low to output active ³	^t BLQX	0	-	ns
Enable high to output Hi-Z ³	^t EHQZ	0	15	ns
Output enable high to output Hi-Z ³	tGHQZ	0	10	ns
Byte high to output Hi-Z ³	^t BHQZ	0	10	ns

Table 8 – Read Cycle Timing

Notes:

1. W is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles.

- 2. Addresses valid before or at the same time \overline{E} goes low.
- 3. This parameter is sampled and not 100% tested. Transition is measured ± 200 mV from the steady-state voltage.





Figure 6 – Read Cycle 1

Note: Device is continuously selected ($\overline{E} \leq V_{IL}, \overline{G} \leq V_{IL}).$







Write Mode

Table 9 -	Write	Cycle	Timing	1	(W Controlled)
-----------	-------	-------	--------	---	----------------

Parameter ¹	Symbol	Min	Мах	Unit
Write cycle time ²	^t AVAV	35	-	ns
Address set-up time	^t AVWL	0	-	ns
Address valid to end of write (G high)	^t AVWH	18	-	ns
Address valid to end of write (\overline{G} low)	^t AVWH	20	-	ns
Write pulse width (G high)	^t WLWH ^t WLEH	15	-	ns
Write pulse width (G low)	^t WLWH ^t WLEH	15	-	ns
Data valid to end of write	^t DVWH	10	-	ns
Data hold time	tWHDX	0	-	ns
Write low to data Hi-Z ³	tWLQZ	0	12	ns
Write high to output active ³	tWHQX	3	-	ns
Write recovery time	tWHAX	12	-	ns

Notes:

- 1. All write occurs during the overlap of E low and W low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If G goes low at the same time or after W goes low, the output will remain in a high impedance state. After W, E or UB/LB has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between E being asserted low in one cycle to E being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- 2. All write cycle timings are referenced from the last valid address to the first transition address.
- 3. This parameter is sampled and not 100% tested. Transition is measured \pm 200 mV from the steady-state voltage. At any given voltage or temperate, $t_{WLOZ}(max) < t_{WHOX}(min)$




Figure 8 – Write Cycle Timing 1 (W Controlled)



Parameter ¹	Symbol	Min	Мах	Unit
Write cycle time ²	^t AVAV	35	-	ns
Address set-up time	tAVEL	0	-	ns
Address valid to end of write (G high)	^t AVEH	18	-	ns
Address valid to end of write (G low)	tAVEH	20	-	ns
Enable to end of write (\overline{G} high)	^t ELEH ^t ELWH	15	-	ns
Enable to end of write (\overline{G} low) ³	^t ELEH ^t ELWH	15	-	ns
Data valid to end of write	^t DVEH	10	-	ns
Data hold time	^t EHDX	0	-	ns
Write recovery time	^t EHAX	12	-	ns

Table 10 – Write Cycle Timing 2 (E Controlled)

Notes:

- 1. All write occurs during the overlap of E low and W low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If G goes low at the same time or after W goes low, the output will remain in a high impedance state. After W, E or UB/LB has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between E being asserted low in one cycle to E being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- 2. All write cycle timings are referenced from the last valid address to the first transition address.
- 3. If \overline{E} goes low at the same time or after \overline{W} goes low, the output will remain in a high-impedance state. If \overline{E} goes high at the same time or before \overline{W} goes high, the output will remain in a high-impedance state.




Figure 9 – Write Cycle Timing 2 (E Controlled)



Parameter ¹	Symbol	Min	Мах	Unit
Write cycle time ²	^t AVAV	35	-	ns
Address set-up time	tAVBL	0	-	ns
Address valid to end of write (\overline{G} high)	^t AVBH	18	-	ns
Address valid to end of write (\overline{G} low)	^t AVBH	20	-	ns
Write pulse width (G high)	^t BLEH ^t BLWH	15	-	ns
Write pulse width (\overline{G} low)	^t BLEH ^t BLWH	15	-	ns
Data valid to end of write	^t DVBH	10	-	ns
Data hold time	^t BHDX	0	-	ns
Write recovery time	^t BHAX	12	-	ns

Table 11 – Write Cycle Timing 3 (LB / UB Controlled)

Notes:

- 1. All write occurs during the overlap of E low and W low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If G goes low at the same time or after W goes low, the output will remain in a high impedance state. After W, E or LB/UB has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. If both byte control signals are asserted, the two signals must have no more than 2 ns skew between them. The minimum time between E being asserted low in one cycle to E being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- 2. All write cycle timings are referenced from the last valid address to the first transition address.




Figure 10 – Write Cycle Timing 3 (LB / UB Controlled)



ORDERING INFORMATION

Table 12 – Ordering Part Number System for Parallel I/O MRAM

		Ν	/lemory	Density	Туре	I/O Width	Rev.	Temp	Package	Speed	Packing	Grade
	Example Ordering	Part Number	MR	2	А	16	А	С	MA	35	R	
MRAM		MR										
256 Kb		256										
1 Mb		0										
4 Mb		2										
16 Mb		4										
Async 3.3v		А										
Async 3.3v Vdd and 1.8v	Vddq	D										
Async 3.3v Vdd and 1.8v	Vddq with 2.7v min. Vdd	DL										
8-bit		8										
16-bit		16										
Rev A		А										
Rev B		В										
Commercial	0 to 70°C	Blank										
Industrial	-40 to 85°C	С										
Extended	-40 to 105°C	V										
AEC Q-100 Grade 1	-40 to 125°C	М										
44-TSOP-2		YS										
48-FBGA		MA										
16-SOIC		SC										
32-SOIC		SO										
35 ns		35										
45 ns		45										
Tray		Blank										
Tape and Reel		R										
Engineering Samples		ES										
Customer Samples		Blank										
Mass Production		Blank										




Temp Grade	Temp	Package	Shipping	Ordering Part Number
			Tray	MR2A16AYS35
Commencial	0 to 170 %	44-TSOP2	Tape and Reel	MR2A16AYS35R
Commercial	0 to +70 °C	40 DC A	Tray	MR2A16AMA35
		48-BGA	Tape and Reel	MR2A16AMA35R
			Tray	MR2A16ACYS35
Industrial	-40 to +85 °C	44-TSOP2	Tape and Reel	MR2A16ACYS35R
industriai		48-BGA	Tray	MR2A16ACMA35
			Tape and Reel	MR2A16ACMA35R
		44-TSOP2	Tray	MR2A16AVYS35
Extended	-40 to +105 °C	44-130P2	Tape and Reel	MR2A16AVYS35R
Extended		48-BGA	Tray	MR2A16AVMA35
		40-DGA	Tape and Reel	MR2A16AVMA35R
Automotive AEC-	-40 to +125 °C	44-TSOP2	Tray	MR2A16AMYS35
Q100 Grade 1	-40 t0 +125 C	44-130P2	Tape and Reel	MR2A16AMYS35R



PACKAGE OUTLINE DRAWINGS

Figure 11 – 44-TSOP2 Package Outline








Figure 12 – 48-FBGA Packge Outline

1. 2.

Dimensions in Millimeters. Dimensions and tolerances per ASME Y14.5M - 1994.

- 1994. Maximum solder ball diameter measured paral-lel to DATUM A DATUM A, the seating plane is determined by the spherical crowns of the solder balls. Parallelism measurement shall exclude any ef-fect of mark on top surface of package. 3.

4.

<u>_____</u>5.



REVISION HISTORY

Revision	Date	Description of Change
5	Sept 21, 2007	Changed MR2A16ATS35C product description to Legacy Commercial. Added the New Com- merical temperature product (MR2A16AYS35) information. Table 3: MR2A16AYS35 Hmax- write=25 Oe. Table 4: MR2A16AYS35 has a 2 ms power up waiting period. Table 6: Applied values to TBD's in IDD specifications.
6	Nov 12, 2007	Table 2: Changed IDDA to IDDR or IDDW. Table 13: Added noteindicating that TS and YS are both valid package codes. Current Part Numbering System: Added commercial (missing letter) temperature range.
7	Sep 12, 2008	Reformat Datasheet for EverSpin, Add BGA Packaging Information, Add Tape & Reel Part Numbers, Add Power Sequencing Info, Correct IOH spec of VOH to -100 uA, Correct ac Test Conditions.
8	July 22, 2009	Add TSOP2 Lead Cross-Section, Add Production Note. Converted to new document format.
9	Dec 16, 2011	Added AEC-Q100 Grade 1 product option for TSOP2 package to Table 4.1. Revised Tables 2.1, 2.2 and 4.1 to include AEC-Q100 Grade 1 specifications. New logo design.
10	August 29, 2012	Corrected error in Table 1.1. Corrected Figure 2.1. Improved magnetic immunity for Indus- trial and Extended Grades. Corrected minor errors in Table 4.1 Product Numbering.
10.1	July 30, 2013	Corrected G to read \overline{G} for 44-TSOP Type2 in Figure 1.2.
11	October 14, 2013	MR2A16AMYS35/R is released from Preliminary to fully qualified. Reformatted to meet current standards.
11.1	May 19, 2015	Revised Everspin contact information.
11.2	June 11, 2015	Corrected Japan Sales Office telephone number.



Home Page: www.everspin.com

World Wide Information Request

WW Headquarters - Chandler, AZ

1347 N. Alma School Road, Suite 220 Chandler, Arizona 85224 Tel: +1-877-347-MRAM (6726) Local Tel: +1-480-347-1111

Europe, Middle East and Africa Everspin Sales Office Tel: +49 8168 998019

Japan Everspin Sales Office Tel: +1 (719) 650-5012

Asia Pacific

Everspin Sales Office Tel: +86-136-0307-6129 Fax: +1-480-347-1175

Filename: EST00193_MR2A16A_Datasheet_Rev11.2 061115

HOW TO CONTACT US

Everspin Technologies, Inc.

Information in this document is provided solely to enable system and software implementers to use Everspin Technologies products. There are no express or implied licenses granted hereunder to design or fabricate any integrated circuit or circuits based on the information in this document. Everspin Technologies reserves the right to make changes without further notice to any products herein. Everspin makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Everspin Technologies assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters, which may be provided in Everspin Technologies data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters including "Typicals" must be validated for each customer application by customer's technical experts. Everspin Technologies does not convey any license under its patent rights nor the rights of others. Everspin Technologies products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Everspin Technologies product could create a situation where personal injury or death may occur. Should Buyer purchase or use Everspin Technologies products for any such unintended or unauthorized application, Buyer shall indemnify and hold Everspin Technologies and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Everspin Technologies was negligent regarding the design or manufacture of the part. Everspin[™] and the Everspin logo are trademarks of Everspin Technologies, Inc. All other product or service names are the property of their respective owners.

Copyright © Everspin Technologies, Inc. 2015

