FEATURES

256K x 16 MRAM Memory

- Fast 35 ns Read/Write cycle
- SRAM compatible timing, uses existing SRAM controllers without redesign
- Unlimited Read & Write endurance
- Data non-volatile for >20 years at temperature
- One memory replaces Flash, SRAM, EEPROM and BBSRAM in a system for simpler, more efficient design
- Replaces battery-backed SRAM solutions with MRAM to improve reliability
- 3.3 volt power supply
- Automatic data protection on power loss
- Commercial, Industrial, Extended temperatures
- AEC-Q100 Grade 1 option
- All products meet MSL-3 moisture sensitivity level
- RoHS-compliant SRAM TSOP2 and BGA Packages

44-pin TSOP2

48-ball BGA

RoHS

INTRODUCTION

The **MR2A16A** is a 4,194,304-bit magnetoresistive random access memory (MRAM) device organized as 262,144 words of 16 bits. The **MR2A16A** offers SRAM compatible 35 ns read/write timing with unlimited endurance. Data is always non-volatile for greater than 20 years. Data is automatically protected on power loss by low-voltage inhibit circuitry to prevent writes with voltage out of specification.

The **MR2A16A** is the ideal memory solution for applications that must permanently store and retrieve critical data and programs quickly.

The **M2A16A** is available in a small footprint 48-pin ball grid array (BGA) package and a 44-pin thin small outline package (TSOP Type 2). These packages are compatible with similar low-power SRAM products and other nonvolatile RAM products.

The **MR2A16A** provides highly reliable data storage over a wide range of temperatures. The product is offered with Commercial (0 to +70 °C), Industrial (-40 to +85 °C), Extended (-40 to +105 °C), and AEC-Q100 Grade 1 (-40 to +125 °C) operating temperature range options.

TABLE OF CONTENTS

FEATURES 1

INTRODUCTION 1

BLOCK DIAGRAM AND PIN ASSIGNMENTS 4

Figure 1 – Block Diagram 4

Table 1 – Pin Functions 4

Figure 2 – Pin Diagrams for Available Packages (Top View) 5

Table 2 – Operating Modes 5

ABSOLUTE MAXIMUM RATINGS 6

Table 3 – Absolute Maximum Ratings 6

OPERATING CONDITIONS 7

Power Up and Power Down Sequencing 8

Figure 3 – Power Up and Power Down Diagram 8

DC CHARACTERISTICS 9

Table 4 – DC Characteristics 9

Table 5 – Power Supply Characteristics 9

TIMING SPECIFICATIONS 10

Table 6 – Capacitance 10

Table 7 – AC Measurement Conditions 10

Figure 4 – Output Load Test Low and High 10

Figure 5 – Output Load Test All Others 10

Read Mode 11

Table 8 – Read Cycle Timing 11

Figure 6 – Read Cycle 1 11

Figure 7 – Read Cycle 2 11

Write Mode 12

Table 9 – Write Cycle Timing 1 ($\overline{W}$ Controlled) 12

TABLE OF CONTENTS (CONT'D)

Figure 8 – Write Cycle Timing 1 (**$\overline{W}$** Controlled) 12
Table 10 – Write Cycle Timing 2 (**$\overline{E}$** Controlled) 13
Figure 9 – Write Cycle Timing 2 (**$\overline{E}$** Controlled) 13
Table 11 – Write Cycle Timing 3 (**$\overline{LB}$** / **$\overline{UB}$** Controlled) 14
Figure 10 – Write Cycle Timing 3 (**$\overline{LB}$** / **$\overline{UB}$** Controlled) 14
ORDERING INFORMATION 15
Table 12 – Ordering Part Number System for Parallel I/O MRAM 15
Table 13 – MR2A16A Ordering Part Numbers 16
PACKAGE OUTLINE DRAWINGS 17
Figure 11 – 44-TSOP2 Package Outline 17
Figure 12 – 48-FBGA Packge Outline 18
REVISION HISTORY 19
HOW TO CONTACT US 20

BLOCK DIAGRAM AND PIN ASSIGNMENTS

Figure 1 – Block Diagram



Table 1 – Pin Functions

Signal Name	Function
A	Address Input
$\overline{E}$	Chip Enable
$\overline{W}$	Write Enable
$\overline{G}$	Output Enable
$\overline{UB}$	Upper Byte Enable
$\overline{LB}$	Lower Byte Enable
DQ	Data I/O
V_{DD}	Power Supply
V_{SS}	Ground
DC	Do Not Connect
NC	No Connection

Figure 2 – Pin Diagrams for Available Packages (Top View)



44-Pin TSOP Type2



48-Pin BGA

Table 2 – Operating Modes

$\overline{E}$ [1]	$\overline{G}$ [1]	$\overline{W}$ [1]	$\overline{LB}$ [1]	$\overline{UB}$ [1]	Mode	V_{DD} Current	DQL[7:0] [2]	DQU[15:8] [2]
H	X	X	X	X	Not selected	I_{SB1}, I_{SB2}	Hi-Z	Hi-Z
L	H	H	X	X	Output disabled	I_{DDR}	Hi-Z	Hi-Z
L	X	X	H	H	Output disabled	I_{DDR}	Hi-Z	Hi-Z
L	L	H	L	H	Lower Byte Read	I_{DDR}	D_{Out}	Hi-Z
L	L	H	H	L	Upper Byte Read	I_{DDR}	Hi-Z	D_{Out}
L	L	H	L	L	Word Read	I_{DDR}	D_{Out}	D_{Out}
L	X	L	L	H	Lower Byte Write	I_{DDW}	D_{in}	Hi-Z
L	X	L	H	L	Upper Byte Write	I_{DDW}	Hi-Z	D_{in}
L	X	L	L	L	Word Write	I_{DDW}	D_{in}	D_{in}

Notes:

1. H = high, L = low, X = don't care
2. Hi-Z = high impedance

ABSOLUTE MAXIMUM RATINGS

Table 3 – Absolute Maximum Ratings

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits.
The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field more intense than the maximum field intensity specified in the maximum ratings. [1]

Symbol	Parameter	Temp Range	Package	Value	Unit
V_{DD}	Supply voltage [2]	-	-	-0.5 to 4.0	V
V_{IN}	Voltage on any pin [2]	-	-	-0.5 to V_{DD} + 0.5	V
I_{OUT}	Output current per pin	-	-	±20	mA
P_D	Package power dissipation [3]	-	Note 3	0.600	W
T_{BIAS}	Temperature under bias	Commercial	-	-10 to 85	°C
		Industrial	-	-45 to 95	
		Extended	-	-45 to 110	
		AEC-Q100 Grade 1	-	-45 to 130	
T_{stg}	Storage Temperature	-	-	-55 to 150	°C
T_{Lead}	Lead temperature during solder (3 minute max)	-	-	260	°C
H_{max_write}	Maximum magnetic field during write	Commercial	TSOP2, BGA	2,000	A/m
		Industrial, Extended	BGA	2,000	
			TSOP2	10,000	
		AEC-Q100 Grade 1	TSOP2	2,000	
H_{max_read}	Maximum magnetic field during read or standby	Commercial	TSOP2, BGA	8,000	A/m
		Industrial, Extended	BGA	8,000	
			TSOP2	10,000	
		AEC-Q100 Grade 1	TSOP2	8,000	

Notes:
1. Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.
2. All voltages are referenced to V_{SS}.
3. Power dissipation capability depends on package characteristics and use environment.

OPERATING CONDITIONS

Parameter	Symbol	Min	Typical	Max	Unit
Power supply voltage [1]	V_{DD}	3.0	3.3	3.6	V
Write inhibit voltage	V_{WI}	2.5	2.7	3.0 [1]	V
Input high voltage	V_{IH}	2.2	-	V_{DD} + 0.3 [2]	V
Input low voltage	V_{IL}	-0.5 [3]	-	0.8	V
Temperature under bias MR2A16A (Commercial) MR2A16AC (Industrial) MR2A16AV (Extended) MR2A16AM (AEC-Q100 Grade 1) [4]	T_A	 0 -40 -40 -40		 70 85 105 125	°C

Notes:

1. There is a 2 ms startup time once V_{DD} exceeds $V_{DD,}$(max). See "Power Up and Power Down Sequencing" on page 8.
2. V_{IH}(max) = V_{DD} + 0.3 V_{DC}; V_{IH}(max) = V_{DD} + 2.0 V_{AC} (pulse width ≤ 10 ns) for I ≤ 20.0 mA.
3. V_{IL}(min) = -0.5 V_{DC}; V_{IL}(min) = -2.0 V_{AC} (pulse width ≤ 10 ns) for I ≤ 20.0 mA.
4. AEC-Q100 Grade 1 temperature profile assumes 10% duty cycle at maximum temperature (2 years out of 20 years life.)

Power Up and Power Down Sequencing

The MRAM is protected from write operations whenever V_{DD} is less than V_{WI}. As soon as V_{DD} exceeds V_{DD}(min), there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize.

The $\overline{E}$ and $\overline{W}$ control signals should track V_{DD} on power up to V_{DD}- 0.2 V or V_{IH} (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that signal remains high if the driving signal is Hi-Z during power up. Any logic that drives E and W should hold the signals high with a power-on reset signal for longer than the startup time.

During power loss or brownout where V_{DD} goes below V_{WI}, writes are protected and a startup time must be observed when power returns above V_{DD}(min).

Figure 3 – Power Up and Power Down Sequencing Timing Diagram



DC CHARACTERISTICS

Table 4 – DC Characteristics

Parameter	Symbol	Min	Typical	Max	Unit
Input leakage current	$I_{lkg(I)}$	-	-	±1	µA
Output leakage current	$I_{lkg(O)}$	-	-	±1	µA
Output low voltage (I_{OL} = +4 mA) (I_{OL} = +100 µA)	V_{OL}	-	-	0.4 V_{SS} + 0.2	V
Output high voltage (I_{OH} = -4 mA) (I_{OH} = -100 µA)	V_{OH}	2.4 V_{DD} - 0.2	-	-	V

Table 5 – Power Supply Characteristics

Parameter	Symbol	Typical	Max	Unit
AC active supply current - read modes[1] (I_{OUT}= 0 mA, V_{DD}= max)	I_{DDR}	55	80	mA
AC active supply current - write modes[1] (V_{DD}= max) Commercial Grade Industrial Grade Extended Grade AEC-Q100 Grade	I_{DDW}	 105 105 105 105	 155 165 165 165	mA
AC standby current (V_{DD}= max, $\overline{E} = V_{IH}$) *no other restrictions on other inputs*	I_{SB1}	18	28	mA
CMOS standby current ($\overline{E} \geq V_{DD}$ - 0.2 V and $V_{In} \leq V_{SS}$ + 0.2 V or $\geq V_{DD}$ - 0.2 V) (V_{DD} = max, f = 0 MHz)	I_{SB2}	9	12	mA

Notes:

1. All active current measurements are measured with one address transition per cycle and at minimum cycle time.

TIMING SPECIFICATIONS

Table 6 – Capacitance

Parameter [1]	Symbol	Typical	Max	Unit
Address input capacitance	C_{In}	-	6	pF
Control input capacitance	C_{In}	-	6	pF
Input/Output capacitance	$C_{I/O}$	-	8	pF

Notes:
1. f = 1.0 MHz, dV = 3.0 V, T_A = 25 °C, periodically sampled rather than 100% tested.

Table 7 – AC Measurement Conditions

Parameter	Value	Unit
Logic input timing measurement reference level	1.5	V
Logic output timing measurement reference level	1.5	V
Logic input pulse levels	0 or 3.0	V
Input rise/fall time	2	ns
Output load for low and high impedance parameters	See Figure 4	
Output load for all other timing parameters	See Figure 5	

Figure 4 – Output Load Test Low and High



Figure 5 – Output Load Test All Others



Read Mode

Table 8 – Read Cycle Timing

Parameter [1]	Symbol	Min	Max	Unit
Read cycle time	^{t}AVAV	35	-	ns
Address access time	^{t}AVQV	-	35	ns
Enable access time[2]	^{t}ELQV	-	35	ns
Output enable access time	^{t}GLQV	-	15	ns
Byte enable access time	^{t}BLQV	-	15	ns
Output hold from address change	^{t}AXQX	3	-	ns
Enable low to output active[3]	^{t}ELQX	3	-	ns
Output enable low to output active[3]	^{t}GLQX	0	-	ns
Byte enable low to output active[3]	^{t}BLQX	0	-	ns
Enable high to output Hi-Z[3]	^{t}EHQZ	0	15	ns
Output enable high to output Hi-Z[3]	^{t}GHQZ	0	10	ns
Byte high to output Hi-Z[3]	^{t}BHQZ	0	10	ns

Notes:

1. $\overline{W}$ is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles.
2. Addresses valid before or at the same time $\overline{E}$ goes low.
3. This parameter is sampled and not 100% tested. Transition is measured ±200 mV from the steady-state voltage.

Figure 6 – Read Cycle 1



Note: Device is continuously selected ($\overline{E} \le V_{IL}$, $\overline{G} \le V_{IL}$).

Figure 7 – Read Cycle 2



Write Mode

Table 9 – Write Cycle Timing 1 ($\overline{W}$ Controlled)

Parameter [1]	Symbol	Min	Max	Unit
Write cycle time [2]	^{t}AVAV	35	-	ns
Address set-up time	^{t}AVWL	0	-	ns
Address valid to end of write ($\overline{G}$ high)	^{t}AVWH	18	-	ns
Address valid to end of write ($\overline{G}$ low)	^{t}AVWH	20	-	ns
Write pulse width ($\overline{G}$ high)	^{t}WLWH ^{t}WLEH	15	-	ns
Write pulse width ($\overline{G}$ low)	^{t}WLWH ^{t}WLEH	15	-	ns
Data valid to end of write	^{t}DVWH	10	-	ns
Data hold time	^{t}WHDX	0	-	ns
Write low to data Hi-Z [3]	^{t}WLQZ	0	12	ns
Write high to output active [3]	^{t}WHQX	3	-	ns
Write recovery time	^{t}WHAX	12	-	ns

Notes:

1. All write occurs during the overlap of $\overline{E}$ low and $\overline{W}$ low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If $\overline{G}$ goes low at the same time or after $\overline{W}$ goes low, the output will remain in a high impedance state. After $\overline{W}$, $\overline{E}$ or $\overline{UB}$/$\overline{LB}$ has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between $\overline{E}$ being asserted low in one cycle to $\overline{E}$ being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
2. All write cycle timings are referenced from the last valid address to the first transition address.
3. This parameter is sampled and not 100% tested. Transition is measured ±200 mV from the steady-state voltage. At any given voltage or temperate, t_{WLQZ}(max) < t_{WHQX}(min)

Figure 8 – Write Cycle Timing 1 ($\overline{W}$ Controlled)



Table 10 – Write Cycle Timing 2 ($\overline{E}$ Controlled)

Parameter [1]	Symbol	Min	Max	Unit
Write cycle time [2]	^{t}AVAV	35	-	ns
Address set-up time	^{t}AVEL	0	-	ns
Address valid to end of write ($\overline{G}$ high)	^{t}AVEH	18	-	ns
Address valid to end of write ($\overline{G}$ low)	^{t}AVEH	20	-	ns
Enable to end of write ($\overline{G}$ high)	^{t}ELEH ^{t}ELWH	15	-	ns
Enable to end of write ($\overline{G}$ low) [3]	^{t}ELEH ^{t}ELWH	15	-	ns
Data valid to end of write	^{t}DVEH	10	-	ns
Data hold time	^{t}EHDX	0	-	ns
Write recovery time	^{t}EHAX	12	-	ns

Notes:

1. All write occurs during the overlap of $\overline{E}$ low and $\overline{W}$ low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If G goes low at the same time or after $\overline{W}$ goes low, the output will remain in a high impedance state. After $\overline{W}$, $\overline{E}$ or $\overline{UB}$/$\overline{LB}$ has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between $\overline{E}$ being asserted low in one cycle to $\overline{E}$ being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
2. All write cycle timings are referenced from the last valid address to the first transition address.
3. If $\overline{E}$ goes low at the same time or after $\overline{W}$ goes low, the output will remain in a high-impedance state. If $\overline{E}$ goes high at the same time or before $\overline{W}$ goes high, the output will remain in a high-impedance state.

Figure 9 – Write Cycle Timing 2 ($\overline{E}$ Controlled)



Table 11 – Write Cycle Timing 3 ($\overline{LB}$ / $\overline{UB}$ Controlled)

Parameter [1]	Symbol	Min	Max	Unit
Write cycle time [2]	^{t}AVAV	35	-	ns
Address set-up time	^{t}AVBL	0	-	ns
Address valid to end of write ($\overline{G}$ high)	^{t}AVBH	18	-	ns
Address valid to end of write ($\overline{G}$ low)	^{t}AVBH	20	-	ns
Write pulse width ($\overline{G}$ high)	^{t}BLEH ^{t}BLWH	15	-	ns
Write pulse width ($\overline{G}$ low)	^{t}BLEH ^{t}BLWH	15	-	ns
Data valid to end of write	^{t}DVBH	10	-	ns
Data hold time	^{t}BHDX	0	-	ns
Write recovery time	^{t}BHAX	12	-	ns

Notes:

1. All write occurs during the overlap of $\overline{E}$ low and $\overline{W}$ low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If $\overline{G}$ goes low at the same time or after $\overline{W}$ goes low, the output will remain in a high impedance state. After $\overline{W}$, $\overline{E}$ or $\overline{LB}$/$\overline{UB}$ has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. If both byte control signals are asserted, the two signals must have no more than 2 ns skew between them. The minimum time between $\overline{E}$ being asserted low in one cycle to $\overline{E}$ being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
2. All write cycle timings are referenced from the last valid address to the first transition address.

Figure 10 – Write Cycle Timing 3 ($\overline{LB}$ / $\overline{UB}$ Controlled)



ORDERING INFORMATION

Table 12 – Ordering Part Number System for Parallel I/O MRAM

			Memory	Density	Type	I/O Width	Rev.	Temp	Package	Speed	Packing	Grade
Example Ordering Part Number			MR	2	A	16	A	C	MA	35	R	
MRAM		MR										
256 Kb		256										
1 Mb		0										
4 Mb		2										
16 Mb		4										
Async 3.3v		A										
Async 3.3v Vdd and 1.8v Vddq		D										
Async 3.3v Vdd and 1.8v Vddq with 2.7v min. Vdd		DL										
8-bit		8										
16-bit		16										
Rev A		A										
Rev B		B										
Commercial	0 to 70°C	Blank										
Industrial	-40 to 85°C	C										
Extended	-40 to 105°C	V										
AEC Q-100 Grade 1	-40 to 125°C	M										
44-TSOP-2		YS										
48-FBGA		MA										
16-SOIC		SC										
32-SOIC		SO										
35 ns		35										
45 ns		45										
Tray		Blank										
Tape and Reel		R										
Engineering Samples		ES										
Customer Samples		Blank										
Mass Production		Blank										

Table 13 – MR2A16A Ordering Part Numbers

Temp Grade	Temp	Package	Shipping	Ordering Part Number
Commercial	0 to +70 °C	44-TSOP2	Tray	MR2A16AYS35
			Tape and Reel	MR2A16AYS35R
		48-BGA	Tray	MR2A16AMA35
			Tape and Reel	MR2A16AMA35R
Industrial	-40 to +85 °C	44-TSOP2	Tray	MR2A16ACYS35
			Tape and Reel	MR2A16ACYS35R
		48-BGA	Tray	MR2A16ACMA35
			Tape and Reel	MR2A16ACMA35R
Extended	-40 to +105 °C	44-TSOP2	Tray	MR2A16AVYS35
			Tape and Reel	MR2A16AVYS35R
		48-BGA	Tray	MR2A16AVMA35
			Tape and Reel	MR2A16AVMA35R
Automotive AEC-Q100 Grade 1	-40 to +125 °C	44-TSOP2	Tray	MR2A16AMYS35
			Tape and Reel	MR2A16AMYS35R

PACKAGE OUTLINE DRAWINGS

Figure 11 – 44-TSOP2 Package Outline



Print Version Not To Scale

1. Dimensions and tolerances per ASME Y14.5M - 1994.
2. Dimensions in Millimeters.
3. Dimensions do not include mold protrusion.
4. Dimension does not include DAM bar protrusions.
   DAM Bar protrusion shall not cause the lead width to exceed 0.58.

Figure 12 – 48-FBGA Packge Outline



Notes:
1. Dimensions in Millimeters.
2. Dimensions and tolerances per ASME Y14.5M - 1994.
3. Maximum solder ball diameter measured parallel to DATUM A
4. DATUM A, the seating plane is determined by the spherical crowns of the solder balls.
5. Parallelism measurement shall exclude any effect of mark on top surface of package.

REVISION HISTORY

Revision	Date	Description of Change
5	Sept 21, 2007	Changed MR2A16ATS35C product description to Legacy Commercial. Added the New Commerical temperature product (MR2A16AYS35) information. Table 3: MR2A16AYS35 Hmax-write=25 Oe. Table 4: MR2A16AYS35 has a 2 ms power up waiting period. Table 6: Applied values to TBD's in IDD specifications.
6	Nov 12, 2007	Table 2: Changed IDDA to IDDR or IDDW. Table 13: Added noteindicating that TS and YS are both valid package codes. Current Part Numbering System: Added commercial (missing letter) temperature range.
7	Sep 12, 2008	Reformat Datasheet for EverSpin, Add BGA Packaging Information, Add Tape & Reel Part Numbers, Add Power Sequencing Info, Correct IOH spec of VOH to -100 uA, Correct ac Test Conditions.
8	July 22, 2009	Add TSOP2 Lead Cross-Section, Add Production Note. Converted to new document format.
9	Dec 16, 2011	Added AEC-Q100 Grade 1 product option for TSOP2 package to Table 4.1. Revised Tables 2.1, 2.2 and 4.1 to include AEC-Q100 Grade 1 specifications. New logo design.
10	August 29, 2012	Corrected error in Table 1.1. Corrected Figure 2.1. Improved magnetic immunity for Industrial and Extended Grades. Corrected minor errors in Table 4.1 Product Numbering.
10.1	July 30, 2013	Corrected G to read $\overline{G}$ for 44-TSOP Type2 in Figure 1.2.
11	October 14, 2013	MR2A16AMYS35/R is released from Preliminary to fully qualified. Reformatted to meet current standards.
11.1	May 19, 2015	Revised Everspin contact information.
11.2	June 11, 2015	Corrected Japan Sales Office telephone number.

HOW TO CONTACT US

Home Page:
www.everspin.com

World Wide Information Request

WW Headquarters - Chandler, AZ
1347 N. Alma School Road, Suite 220
Chandler, Arizona 85224
Tel: +1-877-347-MRAM (6726)
Local Tel: +1-480-347-1111

Europe, Middle East and Africa
Everspin Sales Office
Tel: +49 8168 998019

Japan
Everspin Sales Office
Tel: +1 (719) 650-5012

Asia Pacific
Everspin Sales Office
Tel: +86-136-0307-6129
Fax: +1-480-347-1175

Filename:
EST00193_MR2A16A_Datasheet_Rev11.2 061115

Everspin Technologies, Inc.