843031I-01

### **DATA SHEET**

## **GENERAL DESCRIPTION**

The 843031I-01 is an 10Gb Ethernet Clock Generator. The 843031I-01 uses an 18pF parallel resonant crystal. The 843031I-01 has excellent <1ps phase jitter performance, over the 1.875MHz - 20MHz integration range. The 843031I-01 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.


### **F**EATURES

- One differential 3.3V or 2.5V LVPECL output
- Crystal oscillator interface designed for 25MHz, 18pF parallel resonant crystal
- Output frequencies: 280MHz 340MHz
- VCO range: 560MHz 680MHz
- RMS phase jitter @ 312.5MHz, using a 25MHz crystal (1.875MHz 20MHz): 0.46ps (typical)
- Full 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package


COMMON CONFIGURATION TABLE

	Inputs			Output Frequency
Crystal Frequency (MHz)	М	Ν	Multiplication Value M/N	(MHz)
25	25	2	12.5	312.5

# BLOCK DIAGRAM



# PIN ASSIGNMENT



#### 8430311-01 8-Lead TSSOP 4.40mm x 3.0mm x 0.925mm package body G Package Top View

### TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1	V <sub>cca</sub>	Power		Analog supply pin.
2	V	Power		Negative supply pin.
3, 4	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
5	OE	Input	Pullup	Output Enable pin. LVCMOS/LVTTL interface levels.
6, 7	nQ, Q	Output		Differential clock outputs. LVPECL interface levels.
8	V <sub>cc</sub>	Power		Power supply pin.

NOTE: *Pullup* refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

### TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
	Input Pullup Resistor			51		kΩ

### TABLE 3. OE FUNCTION TABLE

Input	Outputs
OE	Q/nQ
0	Hi-Z
1	Enabled

#### Absolute Maximum Ratings

Supply Voltage, $V_{cc}$	4.6V
Inputs, V	-0.5V to $V_{cc}$ + 0.5V
Outputs, I Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, $\boldsymbol{\theta}_{_{\!$	101.7°C/W (0 mps)
Storage Temperature, $T_{_{STG}}$	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

### Table 4A. Power Supply DC Characteristics, V $_{_{\rm CC}}$ = 3.3V±5%, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Power Supply Voltage		3.135	3.3	3.465	V
V	Analog Supply Voltage		V <sub>cc</sub> – 0.12	3.3	3.465	V
	Analog Supply Current				12	mA
I <sub>ee</sub>	Power Supply Current				105	mA

### Table 4B. Power Supply DC Characteristics, $V_{cc} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Power Supply Voltage		2.375	2.5	2.625	V
V	Analog Supply Voltage		V <sub>cc</sub> – 0.12	2.5	2.625	V
	Analog Supply Current				12	mA
I	Power Supply Current				90	mA

### TABLE 4C. LVCMOS/LVTTL DC CHARACTERISTICS, V \_ c = $3.3V \pm 5\%$ or $2.5V \pm 5\%$ , Ta = $-40^{\circ}$ C to $85^{\circ}$ C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage	$V_{cc} = 3.3V$	2		V <sub>cc</sub> + 0.3	V
<b>V</b> <sub>IH</sub>		$V_{cc} = 2.5V$	1.7		V <sub>cc</sub> + 0.3	V
V	Input Low Voltage	$V_{cc} = 3.3V$	-0.3		0.8	V
V		V <sub>cc</sub> = 2.5V	-0.3		0.7	V
I III	Input High Current	$V_{cc} = V_{IN} = 3.465 V \text{ or } 2.625 V$			5	μA
I <sub>IL</sub>	Input Low Current	$V_{cc} = 3.465V \text{ or } 2.625V, V_{iN} = 0V$	-150			μA

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>oh</sub>	Output High Voltage; NOTE 1		V <sub>cc</sub> - 1.4		V <sub>cc</sub> - 0.9	V
V	Output Low Voltage; NOTE 1		V <sub>cc</sub> - 2.0		V <sub>cc</sub> - 1.7	V
	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

### TABLE 4D. LVPECL DC Characteristics, $V_{cc} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$ , Ta = -40°C to $85^{\circ}$ C

NOTE 1: Outputs terminated with 50  $\Omega$  to V  $_{_{\rm CC}}$  - 2V.

#### TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		22.4	25	27.2	MHz
Equivalent Series Resistance (ESR)				40	Ω
Shunt Capacitance				7	pF
Drive Level				300	mW

NOTE: It is not recommended to overdrive the crystal input with an external clock.

### TABLE 6A. AC CHARACTERISTICS, $V_{cc} = 3.3V \pm 5\%$ , TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency		280	312.5	340	MHz
tiit(Ø)	RMS Phase Jitter ( Random); NOTE 1	312.5MHz @ Integration Range: 1.875MHz - 20MHz		0.46		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	150		500	ps
odc	Output Duty Cycle		48		52	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditons.


NOTE 1: Please refer to the Phase Noise Plots following this section.

### TABLE 6B. AC CHARACTERISTICS, $V_{cc} = 2.5V \pm 5\%$ , TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency		280	312.5	340	MHz
tjit(Ø)	RMS Phase Jitter ( Random); NOTE 1	312.5MHz @ Integration Range: 1.875MHz - 20MHz		0.48		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	150		500	ps
odc	Output Duty Cycle		48		52	%


NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditons.

NOTE 1: Please refer to the Phase Noise Plots following this section.



TYPICAL PHASE NOISE AT 312.5MHz AT 3.3V

# **PARAMETER MEASUREMENT INFORMATION**



# **APPLICATION** INFORMATION

### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 843031I-01 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V<sub>cc</sub> and V<sub>ccA</sub> should be individually connected to the power supply plane through vias, and 0.01µF bypass capacitors should be used for each pin. *Figure 1* illustrates this for a generic V<sub>cc</sub> pin and also shows that V<sub>ccA</sub> requires that an additional10Ω resistor along with a 10µF bypass capacitor be connected to the V<sub>ccA</sub> pin.




FIGURE 1. POWER SUPPLY FILTERING

### **CRYSTAL INPUT INTERFACE**

The 843031I-01 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using a 25MHz, 18pF parallel

resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




FIGURE 2. CRYSTAL INPUT INTERFACE

### **TERMINATION FOR 3.3V LVPECL OUTPUTS**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$  transmission




FIGURE 4A. LVPECL OUTPUT TERMINATION

lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 4B. LVPECL OUTPUT TERMINATION

### **TERMINATION FOR 2.5V LVPECL OUTPUTS**

*Figure 5A* and *Figure 5B* show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 $\Omega$  to V<sub>cc</sub> - 2V. For V<sub>cc</sub> = 2.5V, the V<sub>cc</sub> - 2V is very close to ground




FIGURE 5A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 5C. 2.5V LVPECL TERMINATION EXAMPLE

level. The R3 in Figure 5B can be eliminated and the termination is shown in *Figure 5C.* 




FIGURE 5B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE

# **Power Considerations**

This section provides information on power dissipation and junction temperature for the 843031I-01. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 843031I-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{cc} = 3.3V + 5\% = 3.465V$ , which gives worst case results. **NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC\_MAX</sub> \* I<sub>EE\_MAX</sub> = 3.465V \* 105mA = 363.8mW
- Power (outputs) = 30mW/Loaded Output pair

Total Power (3.465V, with all outputs switching) = 363.8mW + 30mW = 393.8mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature 125°C.

The equation for Tj is as follows:  $Tj = \theta_{JA} * Pd_total + T_A$ 

Tj = Junction Temperature

 $\theta_{\text{JA}}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_{A} = Ambient Temperature$ 

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 90.5°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of  $85^{\circ}$ C with all outputs switching is:  $85^{\circ}$ C + 0.394W \* 90.5°C/W = 120.6°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

### TABLE 7. THERMAL RESISTANCE $\theta_{\text{JA}}$ for 8-pin TSSOP, Forced Convection

$\theta_{JA}$ by Velocity (Meters per Second)					
	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	101.7°C/W	90.5°C/W	89.8°C/W		

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 6.




FIGURE 6. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a 50 $\Omega$  load, and a termination voltage of V<sub>cc</sub> – 2V.

• For logic high,  $V_{OUT} = V_{OH_{MAX}} = V_{CC_{MAX}} - 0.9V$ 

$$(V_{CC_MAX} - V_{OH_MAX}) = 0.9V$$

• For logic low,  $V_{OUT} = V_{OL_{MAX}} = V_{CC_{MAX}} - 1.7V$ 

$$(V_{CC_{MAX}} - V_{OL_{MAX}}) = 1.7V$$

Pd\_H is power dissipation when the output drives high. Pd\_L is the power dissipation when the output drives low.

 $Pd_{-}H = [(V_{\text{OH}_{MAX}} - (V_{\text{CC}_{MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CC}_{MAX}} - V_{\text{OH}_{MAX}}) = [(2V - (V_{\text{CC}_{MAX}} - V_{\text{OH}_{MAX}}))/R_{\text{L}}] * (V_{\text{CC}_{MAX}} - V_{\text{OH}_{MAX}}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8 \text{mW}$ 

 $Pd_{L} = [(V_{\text{OL}_MAX} - (V_{\text{CC}_MAX} - 2V))/R_{\text{L}}] * (V_{\text{CC}_MAX} - V_{\text{OL}_MAX}) = [(2V - (V_{\text{CC}_MAX} - V_{\text{OL}_MAX}))/R_{\text{L}}] * (V_{\text{CC}_MAX} - V_{\text{OL}_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$ 

Total Power Dissipation per output pair = Pd\_H + Pd\_L = **30mW** 

# **R**ELIABILITY INFORMATION

## TABLE 8. $\boldsymbol{\theta}_{_{JA}} \text{vs.}$ Air Flow Table for 8 Lead TSSOP

$\theta_{JA}$ by Velocity (Meters per Second)				
	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	101.7°C/W	90.5°C/W	89.8°C/W	

#### TRANSISTOR COUNT

The transistor count for 843031I-01 is: 2377

### PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP




TABLE 9. PACKAGE DIMENSIONS

SYMBOL	Millin	neters	
SYMBOL	Minimum	Maximum	
N		8	
А		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	2.90	3.10	
E	6.40 BASIC		
E1	4.30	4.50	
е	0.65 BASIC		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153

### TABLE 10. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
843031AGI-01LF	AI01L	8 Lead "Lead-Free" TSSOP	tube	-40°C to 85°C
843031AGI-01LFT	AI01L	8 Lead "Lead-Free" TSSOP	tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

	REVISION HISTORY SHEET				
Rev	Rev Table Page Description of Change		Date		
А	Т3	2	Added OE Function Table.	1/23/07	
A	T10	1 14	Common Configuration Table - corrected typo in Multiplication Value M/N column from 25 to 12.5. Ordering Information Table - added lead-free marking.	11/11/08	
A	T5 T10	1 4 8 14	Deleted HiPerClockS references. Crystal Characteristics Table - added note. Deleted application note, LVCMOS to XTAL Interface. Deleted quantity from tape and reel.	10/22/12	
А	T10	14	Ordering Information - removed leaded devices. Updated data sheet format.	10/15/15	



**Corporate Headquarters** 6024 Silver Creek Valley Road San Jose, California 95138

#### Sales 800-345-7015 or +408-284-8200 Fax: 408-284-2775 www.IDT.com

Technical Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.