

VERY LOW POWER 1.8V 16K/8K/4K X 16 DUAL-PORT **STATIC RAM**

IDT70P265/255/245L


Features

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- One port with dedicated time-muliplexed address/data (ADM) interface
- One port configurable to standard SRAM or time-multiplexed address/data interface
- High-speed access
 - Industrial: 65ns (max.), ADM mode
 - Industrial: 40ns (max.), Standard SRAM mode
- Low-power operation

IDT70P265/255/245L Active: 27mW (typ.) Standby: 3.6µW (typ.)

- Power supply isolation functionality to aid system power management
- Separate upper-byte and lower-byte control
- Supports 3.0V, 2.5V and 1.8V I/O's
- Input Read Register
- **Output Drive Register**
- **BUSY** and Interrupt Flag
- On-chip port arbitration logic
- Fully asynchronous operation from either port
- Available in 100 Ball 0.5mm-pitch BGA
- Industrial temperature range (-40°C to +85°C)
- Green parts available, see ordering information

Functional Block Diagram



- 1. A13 A0 for IDT70P265; A12 A0 for IDT70P255; A11 A0 for IDT70P245.
- IRR0 and IRR1 are not available for IDT70P265.

SEPTEMBER 2011

Description

The IDT70P265/255/245 is a very low power 16K/8K/4K x 16 Dual-Port Static RAM. The IDT70P265/255/245 is designed to be used as a stand-alone 256/128/64K-bit Dual-Port SRAM.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\text{CS}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 27mW of power.

The IDT70P265/255/245 is packaged in a 100 ball 0.5mm-pitch Ball Grid Array. The package is a 1mm thick and designed to fit in wireless handset applications.

Pin Configurations (2,3)

70P265/255/245BY BY-100

100-Ball 0.5mm Pitch BGA Top View

	1	2	3	4	5	6	7	8	9	10	
Α	A _{5R}	A _{8R}	A _{11R}	ŪB _R	V _{SS}	ADV _R	I/O _{15R}	I/O _{12R}	I/O _{10R}	V _{SS}	Α
В	A _{3R}	A _{4R}	A _{7R}	A _{9R}	ŪS _R	WER	ŌĒR	V _{DDIOR}	I/O _{9R}	I/O _{6R}	В
С	A _{OR}	A _{1R}	A _{2R}	A _{6R}	LB _R	IRR ₁ ⁽¹⁾	I/O _{14R}	I/O _{11R}	I/O _{7R}	V _{SS}	С
D	ODR ₄	ODR ₂	BUSYR	ĪNT _R	A _{10R}	A _{12R} (3)	I/O _{13R}	I/O _{8R}	I/O _{5R}	I/O _{2R}	D
E	V _{SS}	DNU ⁽⁴⁾	ODR ₃	ĪNT _L	V _{SS}	V _{SS}	I/O _{4R}	V _{DDIOR}	I/O _{1R}	V _{SS}	E
F	SFEN	ODR ₁	BUSYL	DNU ⁽⁴⁾	V _{DD}	V _{SS}	I/O _{3R}	I/O _{0R}	I/O _{15L}	V _{DDIOL}	F
G	ODR ₀	DNU ⁽⁴⁾	DNU ⁽⁴⁾	DNU ⁽⁴⁾	ŌĒL	I/O _{3L}	I/O _{11L}	I/O _{12L}	I/O _{14L}	I/O _{13L}	G
Н	DNU ⁽⁴⁾	DNU ⁽⁴⁾	DNU ⁽⁴⁾	ŪB∟	ĊS∟	I/O _{1L}	V _{DDIOL}	MSEL	DNU ⁽⁴⁾	I/O _{10L}	Н
J	DNU ⁽⁴⁾	DNU ⁽⁴⁾	DNU ⁽⁴⁾	IRR ₀ (2)	V_{DD}	V _{SS}	I/O _{4L}	I/O _{6L}	I/O _{8L}	I/O _{9L}	J
K	DNU ⁽⁴⁾	DNU ⁽⁴⁾	DNU ⁽⁴⁾	\overline{UB}_L	\overline{ADV}_L	WEL	I/O _{oL}	I/O _{2L}	I/O _{5L}	I/O _{7L}	K
	1	2	3	4	5	6	7	8	9	10	

NOTES:-

- 1. This pin is A_{13R} for IDT70P265.
- 2. This pin is DNU for IDT70P265.
- 3. This pin is DNU for IDT70P245.
- 4. DNU pins are "do not use". No trace or power component can be connected to these pins.

7145 drw 02

Pin Names

Left Port	Right Port	Description		
CSL	CS _R	Chip Select (Input)		
WEL	WER	Read/Write Enable (Input)		
ŌĒL	ŌĒR	Output Enable (Input)		
Aor - A13R (1)		Address (Input)		
	MSEL ⁽²⁾	Mode Select (Input)		
VO0L - VO15L VO0R - VO15R		Address/Data (Input/Output)		
ĀDVL	\overline{ADV}_R (3)	Address Latch Enable (Input)		
UBL	ŪB̄R	Upper Byte Enable (Input)		
ŪB∟	<u>IB</u> _R	Lower Byte Enable (Input)		
ĪNTL	ĪNTR	Interrupt Flag (Output)		
BUSYL	BUSYR	Busy Flag (Output)		
SF	EN	Special Function Enable (Input)		
IRRo -	IRR1 ⁽⁴⁾	Input Read Register (Inputs)		
ODR ₀	- ODR4	Output Drive Register (Outputs)		
VI	DD	Core Power Supply (Input)		
V	SS	Ground (Input)		
VDI	DIOL	Left Port Power Supply (Input)		
VDI	DIOR	Right Port Power Supply (Input)		
DI	NU	Do Not Use		

7145 tbl 01

NOTES:

- 1. A₁₃ A₀ for IDT70P265; A₁₂ A₀ for IDT70P255; A₁₁ A₀ for IDT70P245.
- 2. MSEL = 0 for Standard SRAM operation, MSEL = 1 for Address/Data Mux (ADM) operation.
- 3. ADVR is only used when the right port is in ADM mode.
- 4. IRRo is DNU and IRR1 is A_{13R} for 70P265.

Truth Table I: ADM Interface Read/Write Control

		Inp	uts			Outputs	
ĀDV	₹	WE	Œ	ŪB	ĪΒ	I/O ₀ - I/O ₁₅	Mode
Х	Н	Х	Х	Х	Х	High-Z	Deselected/Power Down
Х	Х	Х	Н	Х	Х	High-Z	Output Disable
Х	Х	Х	Х	Н	Н	High-Z	Upper and Lower Bytes Deselected
Pulse	L	Н	L	L	L	DATAOUT (I/O ₀ - I/O ₁₅)	Read Upper and Lower Bytes
Pulse	L	Н	L	Н	L	DATAout (I/Oo - I/O7) High-Z (I/O8 - I/O15)	Read Lower Byte Only
Pulse	L	Н	L	L	Н	High-Z (I/O0 - I/O7) DATAOUT (I/O8 - I/O15)	Read Upper Byte Only
Pulse	L	L	Х	L	L	DATAIN (I/O0 - I/O15)	Write Upper and Lower Bytes
Pulse	L	L	Х	Н	L	DATAIN (I/O0 - I/O7) High-Z (I/O8 - I/O15)	Write Lower Byte Only
Pulse	L	L	Х	L	Н	High-Z (I/O0 - I/O7) DATAIN (I/O8 - I/O15)	Write Upper Byte Only

7145 tbl 02a

Truth Table II: Standard SRAM Interface Read/Write Control

		Inputs			Outputs	
cs	WE	ŌĒ	ŪB	ĪВ	I/O0 - I/O15	Mode
Н	Х	Х	Х	Х	High-Z	Deselected/Power Down
Х	Х	Н	Х	Х	High-Z	Output Disable
Х	Х	Х	Н	Н	High-Z	Upper and Lower Bytes Deselected
L	Н	L	L	L	DATAOUT (I/O ₀ - I/O ₁₅)	Read Upper and Lower Bytes
L	Н	L	Н	L	DATAout (I/O0 - I/O7) High-Z (I/O8 - I/O15)	Read Lower Byte Only
L	Н	L	L	Н	High-Z (I/O0 - I/O7) DATAout (I/O8 - I/O15)	Read Upper Byte Only
L	L	Х	L	L	DATAIN (I/O0 - I/O15)	Write Upper and Lower Bytes
L	L	Х	Н	L	DATAIN (I/O0 - I/O7) High-Z (I/O8 - I/O15)	Write Lower Byte Only
L	L	Х	L	Н	High-Z (I/O0 - I/O7) DATAIN (I/O8 - I/O15)	Write Upper Byte Only

7145 tbl 02b

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to VDDIOX +0.5	V
TBIAS ⁽³⁾	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
Тли	Junction Temperature	+150	°C
Іоит	DC Output Current	20	mA

NOTES: 7145 tbl 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage
 to the device. This is a stress rating only and functional operation of the device at these or any other conditions
 above those indicated in the operational sections of this specification is not implied. Exposure to absolute
 maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed VDDIOX + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period over VTERM = VDDIOX + 0.5V.
- 3. Ambient Temperature under DC Bias. No AC Conditions. Chip Deselected.

Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter	Conditions ⁽²⁾	Мах.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

NOTES:

 This parameter is determined by device characterization but is not production tested.

3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

$\label{eq:maximumOperatingTemperature} \begin{tabular}{l} Maximum Operating Temperature and Supply Voltage (1) \end{tabular}$

Grade	Ambient Temperature	GND	V _{DD}
Industrial	-40°C to +85°C	0V	1.8V <u>+</u> 100mV 2.5V <u>+</u> 100mV 3.0V <u>+</u> 300mV

7145 tbl 04

NOTE:

1. This is the parameter Ta. This is the "instant on" case temperature.

DC Electrical Characteristics Over the Operating and Temperature and Supply Voltage Range(Vpp = 1.8V)

					70P265/ Ind'l		
Symbol	Parameter	P1 I/O Voltage	P2 I/O Voltage	Min.	Тур.	Max.	Unit
	Output High Voltage (I0H = -100 μA)	1.8V (a	ny port)	VDDIO - 0.2	_	_	V
	Output High Voltage (I0H = -2 mA)	2.5V (a	ny port)	2.0	_	_	V
Vон	Output High Voltage (I0H = -2 mA)	3.0V (a	ny port)	2.1	_	_	V
	Output Low Voltage (IoL = 100 μA)	1.8V (a	ny port)		_	0.2	V
	Output Low Voltage (IoL = 2 mA)	2.5V (a	ny port)		_	0.4	V
VoL	Output Low Voltage (IoL = 2 mA)	3.0V (a	ny port)		_	0.4	٧
		1.8V (a	ny port)		_	0.2	٧
		2.5V (a	ny port)			0.2	٧
Vol ODR	ODR Output Low Voltage (IoL = 8 mA)	3.0V (a	ny port)			0.2	٧
		1.8V (a	ny port)	1.2	_	VDDIO + 0.2	٧
		2.5V (a	ny port)	1.7	_	VDDIO+ 0.3	٧
ViH	Input High Voltage	3.0V (a	ny port)	2.0	_	VDDIO + 0.2	V
		1.8V (a	ny port)	-0.2		0.4	٧
		2.5V (a	ny port)	-0.3	_	0.6	V
VIL	Input Low Voltage	3.0V (a	ny port)	-0.2	_	0.7	V
		1.8V	1.8V	-1	_	1	
		2.5V	2.5V	-1	_	1	1
loz	Output Leakage Current	3.0V	3.0V	-1		1	μА
		1.8V	1.8V	-1	_	1	
	ODR Output Leakage Current	2.5V	2.5V	-1		1	
ICEX ODR	Vout = Vodio	3.0V	3.0V	-1	_	1	μΑ
		1.8V	1.8V	-1	_	1	
		2.5V	2.5V	-1	_	1	
lıx	Input Leakage Current	3.0V	3.0V	-1	_	1	μΑ

DC Electrical Characteristics Over the Operating and Temperature and Supply Voltage Range(VDD = 2.5V)

-					70P265/ Ind'l		
Symbol	Parameter	P1 I/O Voltage	P2 I/O Voltage	Min.	Тур.	Max.	Unit
	Output High Voltage (I0H = -2 mA)	2.5V (a	ny port)	2.0	_	_	V
Vон	Output High Voltage (I0H = -2 mA)	3.0V (a	ny port)	2.1	_	_	V
	Output Low Voltage (IoL = 2 mA)	2.5V (a	ny port)	_	_	0.4	V
VoL	Output Low Voltage (IoL = 2 mA)	3.0V (a	ny port)	_	_	0.4	V
		2.5V (a	ny port)	_	_	0.2	V
Vol ODR	ODR Output Low Voltage (IoL = 8 mA)	3.0V (a	3.0V (any port)		_	0.2	V
		2.5V (a	ny port)	1.7	_	VDDIO+ 0.3	V
ViH	Input High Voltage	3.0V (a	ny port)	2.0	_	VDDIO + 0.2	V
		2.5V (a	ny port)	-0.3	_	0.6	V
VIL	Input Low Voltage	3.0V (a	ny port)	-0.2	_	0.7	V
		2.5V	2.5V	-1	_	1	
loz	Output Leakage Current	3.0V	3.0V	-1	_	1	μΑ
	ODD Outset Leeleese Ourset	2.5V	2.5V	-1	_	1	
ICEX ODR	ODR Output Leakage Current Vout = VDDIO	3.0V	3.0V	-1	_	1	μΑ
		2.5V	2.5V	-1	_	1	
lix	Input Leakage Current	3.0V	3.0V	-1	_	1	μΑ

7145 tbl 07

DC Electrical Characteristics Over the Operating and Temperature and Supply Voltage Range(VDD = 3.0V)

	P1 I/O			70P265/255/245 Ind'l Only				
Symbol	Parameter	P1 I/O Voltage	P2 I/O Voltage	Min.	Тур.	Max.	Unit	
Vон	Output High Voltage (I0H = -2 mA)	3.0V (a	ny port)	2.1	_	_	٧	
Vol	Output Low Voltage (IoL = 2 mA)	3.0V (a	ny port)	_	_	0.4	V	
Vol ODR	ODR Output Low Voltage (IoL = 8 mA)	3.0V (any port)		_	_	0.2	V	
ViH	Input High Voltage	3.0V (a	ny port)	2.0	_	VDDIO + 0.2	V	
VIL	Input Low Voltage	3.0V (a	ny port)	-0.2	_	0.7	V	
loz	Output Leakage Current	3.0V	3.0V	-1	_	1	μΑ	
ICEX ODR	ODR Output Leakage Current Vout = VDDIO	3.0V	3.0V	-1		1	μА	
lix	Input Leakage Current	3.0V	3.0V	-1	_	1	μΑ	

DC Electrical Characteristics Over the Operating and

Temperature and Supply Voltage Range

•		, see says			70P265/ Ind'l			
				65	ns	90	ns	
Symbol	Parameter	Test Condition (1)	VDD	Тур.	Max.	Тур.	Мах.	Unit
			1.8V	25	40	15	25	
			2.5V	39	55	28	40	
ldd	Dynamic Operating Current	VDD = MAX, IOUT = 0mA	3.0V	49	70	42	60	mA
		$\overline{\text{CS}}_{R}$ and $\overline{\text{CS}}_{L} \geq V_{DDIO}$ -	1.8V	2	6	2	6	
	Ctondhy Current (Deth Derte	0.2V, MSEL < 0.2V or > VDDIO - 0.2V.	2.5V	6	8	6	8	
ISB1	Standby Current (Both Ports Inactive)	f = fMAX	3.0V	7	10	7	10	μΑ
			1.8V	8.5	18	8.5	14	
	Ctondhy Current (One Dest	<u> </u>	2.5V	21	30	18	25	
ISB2	Standby Current (One Port Active, One Port Inactive)	$\overline{CS}R$ or $\overline{CS}L \ge V$ DDIO - 0.2V, f = fMAX	3.0V	28	40	25	35	mA
		$\overline{\text{CS}}_{\text{R}}$ and $\overline{\text{CS}}_{\text{L}} \geq \text{V}_{\text{DDIO}}$ -	1.8V	2	6	2	6	
	Full Standby Current (Both Ports Inactive - CMOS Level	0.2V, MSEL < 0.2V or > VDDIO - 0.2V,	2.5V	4	6	4	6	
ISB3	Inputs)	f = 0	3.0V	6	8	6	8	μΑ
			1.8V	8.5	18	8.5	14	
	Standby Current (One Port	<u> </u>	2.5V	21	30	18	25	
ISB4	Active, One Port Inactive - CMOS Level Inputs)	$\overline{CS}L$ or $\overline{CS}R \ge V$ DDIO - 0.2V, $f = f_{MAX}$	3.0V	28	40	25	35	mA

NOTE:

^{1.} $f_{MAX} = 1/t_{RC} = All$ inputs cycling at $f = 1/t_{RC}$ (except output enable). f = 0 means no address or control lines change. This applied only to inputs at CMOS level standby IsB3.

AC Test Conditions

Input Pulse Levels	GND to 3.0V/GND to 2.5V/GND to 1.8V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V/1.25V/0.9V
Output Reference Levels	1.5V/1.25V/0.9V
Output Load	Figure 1

7145 tbl 10






Figure 1. AC Output Test Load (5pF for tLz, tHz, twz, tow)



7145 tbl 11

Timing of Power-Up Power-Down



7145 drw 04

AC Electrical Characteristics Over the


<u>Oper</u>	ating Temperature and	Supp	ly Vol	tage F	<u>Range</u>	(1)	
		70P265	/255/245				
		65	ns	90	90 ns		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
ADM Por	t Read Cycle ⁽²⁾						
trc	Read Cycle Time	65	_	90	_	ns	
tACC1	Random Access ADV Low to Data Valid	_	65	_	90	ns	
tACC2	Random Access Address to Data Valid		65		90	ns	
tACC3	Random Access $\overline{\text{CS}}$ to Data Valid		65	_	90	ns	
tavda	Random Access ADV High to Data Valid		35		50	ns	
tavd	ADV Low Pulse	7	_	20	_	ns	
tavds	Address Set-up to \overline{ADV} Rising Edge	7	_	20		ns	
tavdh	Address Hold from $\overline{\text{ADV}}$ Rising Edge	3	_	5	—	ns	
tcss	CS Set-up to ADV Rising Edge	7		10		ns	
toe	OE Low to Data Valid		35	_	50	ns	
tlzoe(3)	OE Low to I/O Low-Z	3	_	5	_	ns	
thzoe ⁽³⁾	OE High to I/O High-Z		15	_	25	ns	
tHZCS ⁽³⁾	CS High to I/O High-Z	_	15	_	25	ns	
tdbe	UB/LB Low to I/O Valid	_	35	_	50	ns	
tlzbe ⁽³⁾	UB/LB Low to I/O Low-Z	3	_	5	_	ns	
thzbe ⁽³⁾	UB/LB High to I/O High-Z	_	15	_	25	ns	
tavoe	ADV High to OE Low	0	_	0	_	ns	
tpu	Chip Enable to Power Up Time	0	_	0	_	ns	
tpp	Chip Disable to Power Down Time	_	65	_	90	ns	
Standard	Port Read Cycle (4)						
trc	Read Cycle Time	40	_	60	_	ns	
taa	Address to Data Valid	_	40	_	60	ns	
tона	Output Hold from Address Change	5	_	5		ns	
tacs	CS to Data Valid		40	_	60	ns	
tdoe	OE Low to Data Valid		25	_	35	ns	
tlzoe ⁽³⁾	OE Low to Data Low-Z	5	_	5	_	ns	
thzoe ⁽³⁾	OE High to Data High-Z		10	_	30	ns	
tLZCS ⁽³⁾	CS Low to Data Low-Z	5	_	5	_	ns	
tHZCS ⁽³⁾	CS Low to Data High-Z	_	10		30	ns	
tlzbe(3)	UB/LB Low to Data Low-Z	5	_	5	_	ns	
thzbe ⁽³⁾	UB/LB High to Data High-Z	_	10		30	ns	
tabe	UB/LB Access Time	_	40		60	ns	

NOTES:


- 2. ADM port timing applies to left ADM port and right port configured to ADM mode.
- This parameter is guaranteed by design and is not tested.
 Standard SRAM port timing applies to right port configured to standard SRAM mode.

7145 tbl 12b

ADM Port Read Cycle (Either Port Access, WE High)



Standard Port Read Cycle (Right Port Access, WE High)



AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾


ADM Port Write Cycle (2) twc Write Cycle Time 65 — 90 — ns tscs CS Low to Write End 65 — 90 — ns two ADV Low Pulse 7 — 20 — ns two Address Set-up to ADV Rising Edge 7 — 20 — ns two Address Hold from ADV Rising Edge 7 — 20 — ns two Address Hold from ADV Rising Edge 3 — 5 — ns tcss CS Set-up to ADV Rising Edge 7 — 10 — ns twx WE Pulse Width 28 — 45 — ns tbw UB/LB Low to Write End 28 — 45 — ns tbw UB/LB Low to Write End 20 — 30 — ns tbw UB/LB Low to Write End 0 — 0 — ns <	•	ating remperature and		_	/255/245		
ADM Port Write Cycle (a) Nuc Write Cycle Time 65 — 90 — ns tscs GS Low to Write End 65 — 90 — ns two ADV Low Pulse 7 — 20 — ns twos Address Set-up to ADV Rising Edge 7 — 20 — ns two Address Hold from ADV Rising Edge 3 — 5 — ns tcss GS Set-up to ADV Rising Edge 7 — 10 — ns twn WE Pulse Width 28 — 45 — ns tsw UB/EB Low to Write End 28 — 45 — ns tsb Data Set-up to Write End 20 — 30 — ns tbD Data Hold from Write End 0 — 0 — ns tww ADV High to Wc Low 0 — 0 — ns two DR Write End to ODR Va			65	ns	90		
twc Write Cycle Time 65 — 90 — ns tscs CS Low to Write End 65 — 90 — ns tw/D ADV Low Pulse 7 — 20 — ns tw/D Address Set-up to ĀDV Rising Edge 7 — 20 — ns tw/D Address Hold from ĀDV Rising Edge 7 — 10 — ns tcss CS Set-up to ĀDV Rising Edge 7 — 10 — ns tw/L WE Pulse Width 28 — 45 — ns tw UB/LB Low to Write End 28 — 45 — ns tso Data Set-up to Write End 20 — 30 — ns twD Data Hold from Write End 0 — 0 — ns tww ADV High to We Low 0 — 0 — ns twoDR Write End to ODR Valid —<	Symbol	Parameter	Min.	Max.	Min.	Max	Unit
ISCS CS Low to Write End 65 — 90 — ns IAVD ADV Low Pulse 7 — 20 — ns IAVDS Address Set-up to ADV Rising Edge 7 — 20 — ns IAVDH Address Hold from ADV Rising Edge 7 — 20 — ns IAVDH Address Hold from ADV Rising Edge 3 — 5 — ns ICSS CS Set-up to ADV Rising Edge 7 — 10 — ns IWRL WE Pulse Width 28 — 45 — ns IBW UB/LED Low to Write End 28 — 45 — ns IsD Data Hold from Write End 20 — 30 — ns ILZWE ⁽³⁾ WE High to Wo Low 0 — 0 — ns IAVWE ADV High to WE Low 0 — 0 — ns IAVWE Write End to ODR Valid — 40	ADM Por	t Write Cycle ⁽²⁾					
IAVD ADV Low Pulse 7 — 20 — ns IAVDS Address Set-up to ADV Rising Edge 7 — 20 — ns IAVDH Address Hold from ADV Rising Edge 3 — 5 — ns ICSS CS Set-up to ADV Rising Edge 7 — 10 — ns IWRL WE Pulse Width 28 — 45 — ns IBW UB/LB Low to Write End 28 — 45 — ns ISD Data Set-up to Write End 20 — 30 — ns ILD Data Hold from Write End 0 — 0 — ns ILZWE ⁽³⁾ WE High to WO Low-Z 0 — 0 — ns IAVWE ADV High to WE Low 0 — 0 — ns Write Cycle Time 40 — 60 — ns IAVWE Write Cycle Time 40 —<	twc	Write Cycle Time	65		90		ns
IAVDS Address Set-up to ADV Rising Edge 7 — 20 — ns IAVDH Address Hold from ADV Rising Edge 3 — 5 — ns ICSS CS Set-up to ADV Rising Edge 7 — 10 — ns IWRL WE Pulse Width 28 — 45 — ns IBW UB/LB Low to Write End 28 — 45 — ns IsD Data Set-up to Write End 20 — 30 — ns IbD Data Hold from Write End 0 — 0 — ns ILZWE ⁽³⁾ WE High to I/O Low-Z 0 — 0 — ns ILZWE ⁽³⁾ WE High to WE Low 0 — 0 — ns IWODR Write End to ODR Valid — 40 — 60 ns Standard Port Write Cycle Time 40 — 60 — ns Iww Address Valid to Write End </td <td>tscs</td> <td>CS Low to Write End</td> <td>65</td> <td></td> <td>90</td> <td>_</td> <td>ns</td>	tscs	CS Low to Write End	65		90	_	ns
tavDH Address Hold from ADV Rising Edge 3 — 5 — ns tcss CS Set-up to ADV Rising Edge 7 — 10 — ns twr. WE Pulse Width 28 — 45 — ns tbw UB/LB Low to Write End 28 — 45 — ns tsD Data Set-up to Write End 20 — 30 — ns tbD Data Hold from Write End 0 — 0 — ns tLZWE ⁽³⁾ WE High to I/O Low-Z 0 — 0 — ns tavWe ADV High to WE Low 0 — 0 — ns twork Write End to ODR Valid — 40 — 60 ns standard Port Write Cycle ⁽⁴⁾ — 40 — 60 — ns twc Write Cycle Time 40 — 60 — ns twx Address Valid to Write End <td>tavd</td> <td>ADV Low Pulse</td> <td>7</td> <td></td> <td>20</td> <td></td> <td>ns</td>	tavd	ADV Low Pulse	7		20		ns
tcss CS Set-up to ADV Rising Edge 7 — 10 — ns twr.L WE Pulse Width 28 — 45 — ns tbw UB/LB Low to Write End 28 — 45 — ns tsD Data Set-up to Write End 20 — 30 — ns thD Data Hold from Write End 0 — 0 — ns tLZWE ⁽³⁾ WE High to I/O Low-Z 0 — 0 — ns tAVWE ADV High to WE Low 0 — 0 — ns twore Write End to ODR Valid — 40 — 60 ns Standard Port Write Cycle (4) — 40 — 60 — ns twc Write Cycle Time 40 — 60 — ns tscs CS Low to Write End 30 — 50 — ns twa Address Valid to Write End	tavds	Address Set-up to ADV Rising Edge	7		20		ns
twrl WE Pulse Width 28 — 45 — ns tbw UB/LB Low to Write End 28 — 45 — ns tsD Data Set-up to Write End 20 — 30 — ns thD Data Hold from Write End 0 — 0 — ns twwe ADV High to I/O Low-Z 0 — 0 — ns twvwe ADV High to WE Low 0 — 0 — ns twoDR Write End to ODR Valid — 40 — 60 ns Standard Port Write Cycle (4) — 40 — 60 ns tscs CS Low to Write End 30 — 50 — ns tscs CS Low to Write End 30 — 50 — ns thA Address Valid to Write End 0 — 0 — ns twa Address Set-up to Write Start 0 — </td <td>tavdh</td> <td>Address Hold from $\overline{\text{ADV}}$ Rising Edge</td> <td>3</td> <td></td> <td>5</td> <td></td> <td>ns</td>	tavdh	Address Hold from $\overline{\text{ADV}}$ Rising Edge	3		5		ns
tbw UB/LB Low to Write End 28 — 45 — ns tsD Data Set-up to Write End 20 — 30 — ns thD Data Hold from Write End 0 — 0 — ns tLZWE ⁽³⁾ WE High to I/O Low-Z 0 — 0 — ns tavwe ADV High to WE Low 0 — 0 — ns twodbr Write End to ODR Valid — 40 — 60 ns standard Port Write Cycle (4) Write Cycle Time 40 — 60 — ns tscs CS Low to Write End 30 — 50 — ns tsw Address Valid to Write End 30 — 50 — ns thA Address Hold to Write End 0 — 0 — ns twr Write Pulse Width 25 — 45 — ns tbD Data Hold from Write E	tcss	CS Set-up to ADV Rising Edge	7		10		ns
tsD Data Set-up to Write End 20 — 30 — ns thD Data Hold from Write End 0 — 0 — ns tLZWE ⁽³⁾ WE High to I/O Low-Z 0 — 0 — ns tavWE ADV High to WE Low 0 — 0 — ns twoDR Write End to ODR Valid — 40 — 60 ns standard Port Write Cycle (4) — 40 — 60 — ns tscs CS Low to Write End 30 — 50 — ns tsw Address Valid to Write End 30 — 50 — ns thA Address Hold to Write End 0 — 0 — ns tsA Address Set-up to Write Start 0 — 0 — ns twr Write Pulse Width 25 — 45 — ns tbD Data Hold from Write End	twrL	WE Pulse Width	28	_	45	_	ns
thD Data Hold from Write End 0 — 0 — ns tLZWE ⁽³⁾ WE High to I/O Low-Z 0 — 0 — ns tAVWE ADV High to WE Low 0 — 0 — ns twoDR Write End to ODR Valid — 40 — 60 ns Standard Port Write Cycle (4) — 40 — 60 — ns tscs CS Low to Write End 30 — 50 — ns taw Address Valid to Write End 30 — 50 — ns thA Address Hold to Write End 0 — 0 — ns tsA Address Set-up to Write Start 0 — 0 — ns twr. Write Pulse Width 25 — 45 — ns tbD Data Hold from Write End 0 — 0 — ns	tвw	UB/LB Low to Write End	28		45		ns
tLZWE ⁽³⁾ WE High to I/O Low-Z 0 — 0 — ns tAVWE ADV High to WE Low 0 — 0 — ns twodr Write End to ODR Valid — 40 — 60 ns Standard Port Write Cycle ⁽⁴⁾ — 60 — ns twc Write Cycle Time 40 — 60 — ns tscs CS Low to Write End 30 — 50 — ns taw Address Valid to Write End 30 — 50 — ns thA Address Hold to Write End 0 — 0 — ns tsA Address Set-up to Write Start 0 — 0 — ns twRL Write Pulse Width 25 — 45 — ns tbD Data Hold from Write End 0 — 0 — ns	tsp	Data Set-up to Write End	20		30		ns
tavwe ADV High to WE Low 0 — 0 — ns twodr Write End to ODR Valid — 40 — 60 ns Standard Port Write Cycle (4) twc Write Cycle Time 40 — 60 — ns tscs CS Low to Write End 30 — 50 — ns taw Address Valid to Write End 0 — 50 — ns thA Address Hold to Write End 0 — 0 — ns tsA Address Set-up to Write Start 0 — 0 — ns twr Write Pulse Width 25 — 45 — ns tsD Data Set-up to Write End 20 — 30 — ns thD Data Hold from Write End 0 — 0 — ns	thd	Data Hold from Write End	0		0		ns
twodr Write End to ODR Valid — 40 — 60 ns Standard Port Write Cycle (4) twc Write Cycle Time 40 — 60 — ns tscs CS Low to Write End 30 — 50 — ns taw Address Valid to Write End 0 — 50 — ns thA Address Hold to Write End 0 — 0 — ns tsA Address Set-up to Write Start 0 — 0 — ns twr.L Write Pulse Width 25 — 45 — ns tsD Data Set-up to Write End 20 — 30 — ns thD Data Hold from Write End 0 — 0 — ns	tLzwe ⁽³⁾	WE High to I/O Low-Z	0		0		ns
Standard Port Write Cycle (4) twc Write Cycle Time 40 — 60 — ns tscs CS Low to Write End 30 — 50 — ns taw Address Valid to Write End 30 — 50 — ns thA Address Hold to Write End 0 — 0 — ns tsA Address Set-up to Write Start 0 — 0 — ns twr.L Write Pulse Width 25 — 45 — ns tsD Data Set-up to Write End 20 — 30 — ns thD Data Hold from Write End 0 — 0 — ns	tavwe	ADV High to WE Low	0		0		ns
twc Write Cycle Time 40 — 60 — ns tscs CS Low to Write End 30 — 50 — ns tw Address Valid to Write End 30 — 50 — ns thA Address Hold to Write End 0 — 0 — ns tsA Address Set-up to Write Start 0 — 0 — ns twr Write Pulse Width 25 — 45 — ns tsD Data Set-up to Write End 20 — 30 — ns thD Data Hold from Write End 0 — 0 — ns	twodr	Write End to ODR Valid		40		60	ns
tscs CS Low to Write End 30 — 50 — ns taw Address Valid to Write End 30 — 50 — ns thA Address Hold to Write End 0 — 0 — ns tsA Address Set-up to Write Start 0 — 0 — ns twRL Write Pulse Width 25 — 45 — ns tsD Data Set-up to Write End 20 — 30 — ns thD Data Hold from Write End 0 — 0 — ns	Standard	Port Write Cycle (4)					
tAW Address Valid to Write End 30 — 50 — ns tHA Address Hold to Write End 0 — 0 — ns tsA Address Set-up to Write Start 0 — 0 — ns twrL Write Pulse Width 25 — 45 — ns tsD Data Set-up to Write End 20 — 30 — ns thD Data Hold from Write End 0 — 0 — ns	twc	Write Cycle Time	40		60		ns
tha Address Hold to Write End 0 — 0 — ns tsa Address Set-up to Write Start 0 — 0 — ns twrl Write Pulse Width 25 — 45 — ns tsb Data Set-up to Write End 20 — 30 — ns thD Data Hold from Write End 0 — 0 — ns	tscs	CS Low to Write End	30		50		ns
tsA Address Set-up to Write Start 0 — 0 — ns twrL Write Pulse Width 25 — 45 — ns tsD Data Set-up to Write End 20 — 30 — ns thD Data Hold from Write End 0 — 0 — ns	taw	Address Valid to Write End	30		50		ns
twr.L Write Pulse Width 25 — 45 — ns tsD Data Set-up to Write End 20 — 30 — ns thD Data Hold from Write End 0 — 0 — ns	tha	Address Hold to Write End	0		0		ns
tsD Data Set-up to Write End 20 — 30 — ns t+D Data Hold from Write End 0 — 0 — ns	tsa	Address Set-up to Write Start	0		0		ns
thD Data Hold from Write End 0 — 0 — ns	twrL	Write Pulse Width	25		45	_	ns
	tsp	Data Set-up to Write End	20		30		ns
h (25) 1	thd	Data Hold from Write End	0		0		ns
HZWE-Y WE LOW to Data High-Z — 15 — 25 IIS	thzwe ⁽³⁾	WE Low to Data High-Z		15		25	ns
${\sf tLZWE}^{(3)}$ $\overline{\sf WE}$ High to Data Low-Z 0 — 0 — ns	tLzwe ⁽³⁾	WE High to Data Low-Z	0		0		ns
twodr Write End to ODR Valid — 40 — 60 ns	twodr	Write End to ODR Valid		40		60	ns

NOTES: 1. VDD = 1.8V


- 2. ADM port timing applies to left ADM port and right port configured to ADM mode.
- 3. This parameter is guaranteed by design and is not tested.
- 4. Standard SRAM port timing applies to right port configured to standard SRAM mode.

7145 tbl 13b


ADM Port Write Cycle (Either Port Access, **WE** Controlled, **OE** High)




ADM Port Write Cycle (Either Port Access, **CS** Controlled, **OE** High)



Standard Port Write Cycle (Right Port Access, **WE** Controlled)



Standard Port Write Cycle (Right Port Access, **CS** Controlled)



AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾


	3					
		65	ns	90		
Symbol	Parameter	Min.	Max.	Min.	Max	Unit
Arbitratio	on Timing					
tBLA	BUSY Low from Address Match	_	30	_	50	ns
tвна	BUSY High from Address Match	_	30	_	50	ns
tBLC	BUSY Low from CS Low	_	30	_	50	ns
tвнс	BUSY High from CS High	_	30	_	50	ns
tps ⁽²⁾	Port Set-up Priority	5		5	_	ns
tBDD	BUSY High to Data Valid	_	30	_	50	ns
twdd	Write Pulse to Data Delay	_	55	_	85	ns
todd	Write Data Valid to Read Data Valid		45		70	ns

NOTES:


1. VDD = 1.8V.

2. Add 2 ns to this parameter if VDD and VDDIOR are <1.8V, and VDDIOL is >2.5V at temperature $<0^{\circ}C$.


Arbitration Timing




Arbitration Timing (Address Controlled with Left ADM and Right STD Configuration)



Arbitration Timing (Address Controlled with Left ADM and Right ADM Configuration)



Read with BUSY Timing



AC Electrical Characteristics Over the


Operating Temperature and Supply Voltage Range⁽¹⁾

·	J I					
		65	ns	90		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
Interrupt	Timing					
tins	INT Set Time	_	35		55	ns
tinr	INT Reset Time	_	35		55	ns


NOTE: 1. VDD = 1.8V

Interrupt Timing

Left Port Writes to Right Mailbox Setting INTR



Right Port Reads Right Mailbox Clearing INT R



Truth Table III — Interrupt Flag⁽¹⁾

		Left Port			Right Port					
WE	cs	ŌĒL	A13L-A0L	ĪNTL	WE	cs	OE R	A13R-A0R	Ī NT R	Function
L	L	Х	3FFF ⁽²⁾	Х	Х	Х	Х	Х	L	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	3FFF ⁽²⁾	Н	Reset Right INTR Flag
Х	Х	Х	Х	L	L	L	Х	3FFE ⁽³⁾	Х	Set Left INTL Flag
Х	L	L	3FFE ⁽³⁾	Н	Х	Х	Х	Х	Х	Reset Left INTL Flag

NOTES:

7145 tbl 16

- 1. Assumes $\overline{BUSY}_L = \overline{BUSY}_R = V_{IH}$.
- 2. 3FFF for 70P265, 1FFF for 70P255, FFF for 70P245.
- 3. 3FFE for 70P265, 1FFE for 70P255, FFE for 70P245.

Truth Table IV —

Address BUSY Arbitration

	In	puts	Out	puts	
<u></u> C S L	Շ S̄R	Address Match Left/Right Port	BUSYL	BUSYR	Function
Χ	Χ	NO MATCH	Н	Н	Normal
Н	Χ	MATCH	Н	Н	Normal
Χ	Н	MATCH	Н	Н	Normal
L	L	MATCH	(1)	(1)	Write Inhibit ⁽²⁾

7145 tbl 17

NOTES:

- 1. L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If trs is not met, either BUSYL or BUSYL = LOW will result. BUSYL and BUSYR outputs cannot be LOW simultaneously.
- 2. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

Truth Table V — Input Read Register Operation(3)

	. 0.10 .	<u> </u>					0.0.0		
SFEN	<u>cs</u>	WE	ŌĒ	ŪB	ĪΒ	ADDR	I/O ₀ -I/O ₁	I/O2-I/O15	Mode
Н	L	Н	L	L ⁽¹⁾	L ⁽¹⁾	x0000 - Max	VALID ⁽¹⁾	VALID ⁽¹⁾	Standard Memory Access
L	L	Н	L	Х	L	x0000	VALID ⁽²⁾	VALID ⁽⁴⁾	IRR Read ⁽³⁾

NOTES:

7145 tbl 18

- 1. \overline{UB} or \overline{LB} = Vil. If \overline{LB} = Vil, then I/O₀ I/O₇ are VALID. If \overline{UB} = Vil, then I/O₈ I/O₁₅ are VALID.
- 2. \overline{LB} must be active (\overline{LB} = V_{IL}) for these bits to be valid.
- 3. $\overline{\text{SFEN}} = \text{VIL}$ to activate IRR reads.
- 4. Valid data bits from memory.

Truth Table VI — Output Drive Register Operation⁽⁵⁾

SFEN	CE	R/W	ŌĒ	ŪB	ĪΒ	ADDR	I/O ₀ -I/O ₄	I/O5-I/O15	Mode
Н	L	Н	X ⁽¹⁾	L ⁽²⁾	L ⁽²⁾	x0000 - Max	VALID ⁽²⁾	VALID ⁽²⁾	Standard Memory Access
L	L	L	Х	Х	L	x0001	VALID ⁽³⁾	VALID ⁽⁴⁾	ODR Write ^(4,5)
L	L	Н	L	Х	L	x0001	VALID ⁽³⁾	VALID ⁽⁶⁾	ODR Read ⁽⁵⁾

7145 tbl 19

NOTES:

- 1. Output enable must be low (OE = Vil) during reads for valid data to be output.
- 2. \overline{UB} or \overline{LB} = V_{IL}. If \overline{LB} = V_{IL}, then I/O₀ I/O₇ are VALID. If \overline{UB} = V_{IL}, then I/O₈ I/O₁₅ are VALID. 3. \overline{LB} must be active (\overline{LB} = V_{IL}) for these bits to be valid.
- 4. During ODR writes data will also be written to the memory.
- 5. SFEN = VIL to activate ODR reads and writes.
- 6. Valid data bits from memory.

Functional Description

The IDT70P265/255/245 are low-power CMOS 16K/8K/4K x 16 dual-port static RAMs. The two ports are: one dedicated time-multiplexed address and data (ADM) interface and one configurable standard SRAM or ADM interface. The two ports provide separate control, address (right port only), and I/O pins that permit independent, asynchronous read and write access to any memory location. The IDT70P265/255/245 has an automatic power-down feature controlled by $\overline{\text{CS}}$. The $\overline{\text{CS}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CS}}$ HIGH).

Power Supply

The core voltage (V_{DD}) can be 1.8V, 2.5V or 3.0V, as long as it is lower than or equal to the I/O voltage. Each port can operate on independent I/O voltages. This is determined by what is connected to the V_{DDIOL} and V_{DDIOR} pins. The supported I/O standards are 1.8V/2.5V LVCMOS and 3.0V LVTTL.

The IDT70P265/245 includes power supply isolation functionality which aids system power management. VDD, VDDIOR and VDDIOL can all be independently powered up/down which allows either port and/or the core to be powered down when not in use. If VDDIOX is powered down, but VDD remains powered up all inputs to the core will be forced to deasserted states at full swing DC values to minimize leakage current and active power consumption. If VDD is powered down but VDDIOX remain powered up, all outputs for the port(s) in question will remain in the state they were in prior to power down.

ADM Interface Read/Write Operation

The description of this section is applicable to both the left ADM port and right port configured in ADM mode. $\begin{tabular}{l} \end{tabular} \label{table_eq}$

Three control signals, \overline{ADV} , \overline{WE} , and \overline{CS} are used to perform the read/write operation. Address signals are first applied to the I/O bus along with \overline{CS} LOW. The addresses are loaded from the I/O bus in response to the rising edge of the Address Latch Enable (\overline{ADV}) signal. It is necessary to meet the set-up (tavbs) and hold (tavbh) times given in the AC specifications with valid address information in order to properly latch the addresses.

Once the address signals are latched in, a read operation is issued when \overline{WE} stays HIGH. The I/O bus becomes HIGH-Z once the address signals meeting tander. The read data is driven on the I/O bus to after the \overline{OE} is asserted LOW, and held until thzoe or thzcs after the rising edge of \overline{OE} or \overline{CS} , whichever comes first.

A write operation is issued when \overline{WE} is asserted LOW. The write data is applied to the I/O bus right after address meets the hold time (tand). And write data is written with the rising edge of either \overline{WE} or \overline{CS} , whichever comes first, and meets data set-up (tsd) and hold (thd) times

A write operation is issued when \overline{WE} is asserted LOW. The write data is applied to the I/O bus right after address meets the hold time (tavdh). And write data is written with the rising edge of either \overline{WE} or \overline{CS} , whichever comes first, and meets data set-up (tsd) and hold (thd) times.

Standard SRAM Interface Read/ Write Operation

The description of this section is applicable to the right access port configured to operate in Standard SRAM mode. Read/write operation with standard SRAM interface configuration is the same as the ADM port except addresses are presented on the address bus. Operation is controlled by $\overline{\text{CS}}$, $\overline{\text{OE}}$ and $\overline{\text{WE}}$. A read operation is issued when WE is asserted HIGH. A write operation is issued when $\overline{\text{WE}}$ is asserted LOW. The I/O bus is the destination for read data and the source data for write data when the read operation is issued. However, write data needs to be driven to the I/O when the write operation is issued.

Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{\text{INTL}}$) is asserted when the right port writes to memory location 3FFE (HEX) (1FFE for IDT70P255 and FFE for IDT70P245), where a write is defined as the $\overline{\text{CS}}=\overline{\text{WE}}=\text{VIL}$ per Truth Table III. The left port clears the interrupt by accessing address location 3FFE when $\overline{\text{CS}}_R=\overline{\text{OE}}_R=\text{VIL}$, $\overline{\text{WE}}$ is a "don't care". Likewise, the right port interrupt flag ($\overline{\text{INTR}}$) is asserted when the left port writes to memory location 3FFF (HEX) (1FFF for IDT70P255 and FFF for IDT70P245) and to clear the interrupt flag ($\overline{\text{INTR}}$), the right port must read the memory location 3FFF. The message (16 bits) at 3FFE or 3FFF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 3FFE and 3FFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table III for the interrupt operation.

Busy Logic

Busy Logic provides a hardware indication that both ports of the SRAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the SRAM is "busy". The $\overline{\text{BUSY}}$ pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a $\overline{\text{BUSY}}$ indication, the write signal is gated internally to prevent the write from proceeding.

The use of \overline{BUSY} logic is not required or desirable for all applications. In some cases it may be useful to logically OR the \overline{BUSY} outputs together and use any \overline{BUSY} indication as an interrupt source to flag the event of an illegal or illogical operation.


Input Read Register

The Input Read Register (IRR) of the IDT70P265/255/245 captures the status of two external binary input devices connected to the Input Read pins (e.g. DIP switches). The contents of the IRR are read as a standard memory access to address x0000 from either port and the data is output via the standard I/Os (Truth Table V). During Input Register reads I/Oo - I/O1 are valid bits and I/O2 - I/O15 are read from the memory. Writes to address x0000 are normal memory operation. When $\overline{\text{SFEN}} = \text{V}_{\text{IH}}$, the IRR is inactive and address x0000 can be used as part of the main memory. The IRR inputs will be 1.8V/2.5V LVCMOS or 3.0V LVTTL, depending on the core voltage supply. Refer to Truth Table V for Input Read Register operation.

Output Drive Register

The Output Drive Register (ODR) of the IDT70P265/255/245 determines the state of up to five external binary-state devices by providing a path to Vss for the external circuit. The five external devices supported by the ODR can operate at different voltages (1.5V \leq Vsupply \leq 3.5V), but the combined current of the devices must not exceed 40 mA (8mA IMAX for each external device). The status of the ODR bits is set using standard write accesses from either port to address x0001with a "1" corresponding to "on" and a "0" corresponding to "off". The status of the ODR bits can also be read (without changing the status of the bits) via a standard read to address x0001. When $\overline{SFEN} = V_{IL}$, the ODR is active and address x0001 is not available for standard memory operations. When $\overline{SFEN} = V_{IH}$, the ODR is inactive and address x0001 can be used as part of the main memory. During reads and writes to the ODR I/O0 - I/O4 are valid bits and I/O5 - I/O15 will not affect the ODR function but they will read from or write to the memory. Refer to Truth Table VI for Output Drive Register operation.

Ordering Information



Datasheet Document History

10/16/08: Initial Datasheet

09/27/11: Changed the tAVD& tAVDS values each to 7ns in the ADM Port Read Cycle (page 9) and ADM Port Write Cycle (page 11) to

for all three of the 70P265/255/245 devices with D/C 1137 of newer (PCN#: PA1109-01).



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road

6024 Silver Creek Valley Road San Jose, CA 95138 for SALES:

800-345-7015 or 408-284-8200 fax: 408-284-2775

www.idt.com

for Tech Support: 408-284-2794 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.