
HIGH-SPEED 3.3V 32/16K x 16 SYNCHRONOUS DUAL-PORT STATIC RAM

....

Features:

 access of the same memory location High-speed clock to data access Commercial: 6.5/7.5/9/12/15ns (max.) Industrial: 7.5ns (max.) Low-power operation IDT70V9279/69S Active: 429mW (typ.) Standby: 3.3mW (typ.) Flow-through or Pipelined output mode on either port via the FT/PIPE pin Counter enable and reset features 	nables allow for depth expansion without ogic onous operation on both ports <i>p</i> to clock and 1ns hold on all control, data, ess inputs ut, address, and control registers ns clock to data out in the Pipelined output mode dwrite allows fast cycle time le time, 100MHz operation in Pipelined output mode oper-byte and lower-byte controls for I bus and bus matching compatibility npatible, single 3.3V (±0.3V) power supply emperature range (–40°C to +85°C) is or selected speeds a 128-pin Thin Quad Flatpack (TQFP) package is available, see ordering information
--	---

Functional Block Diagram



NOTE:


1. A14x is a NC for IDT70V9269.

OCTOBER 2008

Description:

The IDT70V9279/69 is a high-speed 32/16K x 16 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT70V9279/69 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by CE0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 429mW of power.



- 1. A14x is a NC for IDT70V9269.
- 2. All VDD pins must be connected to power supply.
- All Vss pins must be connected to ground. 3.
- Package body is approximately 14mm x 20mm x 1.4mm. 4
- This package code is used to reference the package diagram. 5.
- This text does not indicate orientation of the actual part-marking. 6.

Pin Names

Left Port	Right Port	Names
CE0L, CE1L	CEOR, CE1R	Chip Enables ⁽³⁾
R/WL	R/WR	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
Aol - A14L ⁽¹⁾	A0R - A14R ⁽¹⁾	Address
I/Ool - I/O15L	1/Oor - 1/O15r	Data Input/Output
CLKL	CLKR	Clock
UBL	UB R	Upper Byte Select ⁽²⁾
L BL	LB R	Lower Byte Select ⁽²⁾
ADSL	ADSR	Address Strobe Enable
CNTENL		Counter Enable
CNTRSTL	CNTRST R	Counter Reset
FT/PIPEL	FT/PIPER	Flow-Through / Pipeline
V	DD	Power (3.3V)
V	SS	Ground (0V)

Industrial and Commercial Temperature Ranges

NOTES:

- 1. Address A14x is a NC for IDT70V9269.
- 2. LB and UB are single buffered regardless of state of FT/PIPE.
- 3. \overline{CE}_0 and CE1 are single buffered when $\overline{FT}/PIPE = VIL$,
- \overline{CE}_0 and CE1 are double buffered when $\overline{FT}/PIPE = VIH$, i.e. the signals take two cycles to deselect.

Truth Table I—Read/Write and Enable Control^(1,2,3)

ŌĒ	CLK	Ē €0 ⁽⁵⁾	CE1 ⁽⁵⁾	UB ⁽⁴⁾	LB ⁽⁴⁾	R/W	Upper Byte I/O ₈₋₁₅	Lower Byte I/O ₀₋₇	MODE
Х	\uparrow	Н	Х	Х	Х	Х	High-Z	High-Z	Deselected-Power Down
Х	Ŷ	Х	L	Х	Х	Х	High-Z	High-Z	Deselected-Power Down
Х	Ŷ	L	Н	Н	Н	Х	High-Z	High-Z	Both Bytes Deselected
Х	\uparrow	L	Н	L	Н	L	Din	High-Z	Write to Upper Byte Only
Х	\uparrow	L	Н	Н	L	L	High-Z	DATAN	Write to Lower Byte Only
Х	Ŷ	L	Н	L	L	L	DATAIN	DATAN	Write to Both Bytes
L	Ŷ	L	Н	L	Н	Н	DATAOUT	High-Z	Read Upper Byte Only
L	\uparrow	L	Н	Н	L	Н	High-Z	DATAOUT	Read Lower Byte Only
L	\uparrow	L	Н	L	L	Н	DATAOUT	DATAOUT	Read Both Bytes
Н	\uparrow	L	Н	L	L	Х	High-Z	High-Z	Outputs Disabled

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. \overline{ADS} , \overline{CNTEN} , $\overline{CNTRST} = X$.

3. \overline{OE} is an asynchronous input signal.

4 \overline{LB} and \overline{UB} are single buffered regardless of state of \overline{FT} /PIPE. 5. \overline{CE} o and \overline{CE}_1 are single buffered when \overline{FT} /PIPE = V_I. \overline{CE}_0 and \overline{CE}_1 are double buffered when \overline{FT} /PIPE = V_I, i.e. the signals take two cycles to deselect.

3743 tbl 02

Industrial and Commercial Temperature Ranges

Truth Table II—Address Counter Control^(1,2,3)

External Address	Previous Internal Address	Internal Address Used	CLK	ĀDS	CNTEN	CNTRST	I/O ⁽³⁾	MODE
An	Х	An	\uparrow	L ⁽⁴⁾	Х	Н	Di/o (n)	External Address Used
х	An	An + 1	\uparrow	Н	L ⁽⁵⁾	Н	Di/o(n+1)	Counter Enabled—Internal Address generation
Х	An + 1	An + 1	Ŷ	Н	Н	Н	Di/o(n+1)	External Address Blocked—Counter disabled (An + 1 reused)
Х	Х	A0	\uparrow	Х	Х	L ⁽⁴⁾	Dvo(0)	Counter Reset to Address 0

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. \overline{CE}_{0} , \overline{LB} , \overline{UB} , and \overline{OE} = VIL; CE1 and R/W = VIH.

3. Outputs configured in Flow-Through Output mode; if outputs are in Pipelined mode the data out will be delayed by one cycle.

4. ADS and CNTRST are independent of all other signals including CE0, CE1, UB and LB.

5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other signals including CEo, CE1, UB and LB.

Recommended Operating Temperature and Supply Voltage^(1,2)

Grade	Ambient Temperature	GND	Vdd
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 0.3V
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3V
NOTES			3743 tbl 04

NOTES:

1. Industrial temperature: for specific speeds, packages and powers contact your sales office.

2. This is the parameter TA. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Мах.	Unit
Vdd	Supply Voltage	3.0	3.3	3.6	V
Vss	Ground	0	0	0	V
ViH	Input High Voltage	2.2	_	VDD+0.3V ⁽²⁾	V
VIL	Input Low Voltage	-0.3(1)	—	0.8	V

NOTES:

1. VIL \geq -1.5V for pulse width less than 10 ns.

2. VTERM must not exceed VDD + 0.3V.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
TBIAS ⁽³⁾	Temperature Under Bias	-55 to +125	٥C
Tstg	StorageTemperature	-65 to +150	٥C
ИЛ	Junction Temperature	+150	٥C
lout	DC Output Current	50	mA
			3743 tbl 06

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed VDD + 0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period of VTERM \geq VDD + 0.3V.
- 3. Ambient Temperature Under DC Bias. No AC Conditions. Chip Deselected.

Capacitance⁽¹⁾ $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter	Conditions	Мах.	Unit
Cin	Input Capacitance	VIN = OV	9	pF
Cout ⁽²⁾	Output Capacitance	Vout = 0V	10	pF

NOTES:

1. These parameters are determined by device characterization, but are not production tested.

2. COUT also references CI/O.

3743 tbl 03

3743 tbl 05

3743 tbl 07

Industrial and Commercial Temperature Ranges

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V ± 0.3V)

-			70V9279/69S		70V92		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
Lu	Input Leakage Current ⁽¹⁾	$V_{DD} = 3.6V, \ V_{IN} = 0V \ t_0 \ V_{DD}$	_	10	_	5	μA
Ilo	Output Leakage Current	$\overline{CE0}$ = VIH or CE1 = VIL, VOUT = 0V to VDD	_	10	-	5	μA
Vol	Output Low Voltage	IoL = +4mA	_	0.4		0.4	V
Vон	Output High Voltage	Юн = -4mA	2.4		2.4		V

NOTE:

1. At $V_{DD} \leq 2.0V$ input leakages are undefined.

3743 tbl 08

70V9279/69X6 70V9279/69X7 70V9279/69X9 Com'l Only Com'l Com'l Only & Ind Typ.⁽⁴⁾ Typ.⁽⁴⁾ Typ.⁽⁴⁾ Symbol Parameter Test Condition Version Max. Max. Max. Unit CEL and CER= VIL. COM'L IDD Dynamic S 220 395 200 335 180 260 mΑ Operating Current (Both 350 200 290 180 225 Outputs Disabled, 220 L $f = fMAX^{(1)}$ IND S 370 200 Ports Active) 335 L 200 Standby Current (Both $\overline{CE}L = \overline{CE}R = VIH$ S **I**SB1 COM'I 70 145 60 115 50 75 mΑ L 70 130 100 50 65 60 Ports - TTL $f = fMAX^{(1)}$ IND S Level Inputs) 60 130 ____ ____ ____ 60 115 L COM'L S 150 130 240 110 170 ISB2 Standby \overline{CE} "A" = VIL and 280 mΑ Current (One $\overline{CE}"B" = VIH^{(5)}$ Т 150 250 130 210 110 150 Port - TTL Active Port Outputs Disabled, IND S 130 265 Level Inputs) f=fMAX⁽¹⁾ L 130 240 Both Ports CEL and S **I**SB3 Full Standby COM'L 1.0 5 1.0 5 1.0 5 mΑ $\overline{CER} \ge VDD - 0.2V$, Current (Both 0.4 L 0.4 3 3 0.4 3 Ports - CMOS $VIN \geq V\text{DD}$ - 0.2V or $VIN \le 0.2V, f = 0^{(2)}$ IND S 1.0 20 Level Inputs) ____ ____ 04 15 1 Full Standby ISB4 <u>CE</u>"A" < 0.2V and COM'L S 140 270 120 230 100 160 mΑ Current (One 140 240 200 100 140 120 L Port - CMOS IND S 255 Level Inputs) VIN <u><</u> 0.2V, Active Port, 120 ____ Outputs Disabled, $f = fMAX^{(1)}$ Т ____ 120 230 ____ ____ 3743 tbl 09a

DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range^(3,6) (VDD = $3.3V \pm 0.3V$)

NOTES:

1. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of Vss to 3V.

2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.

3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

4. VDD = 3.3V, TA = 25°C for Typ, and are not production tested. IDD DC(f=0) = 90mA (Typ).

5. $\overline{CE}x = VIL$ means $\overline{CE}ox = VIL$ and CE1x = VIH

 $\begin{array}{l} \overline{CEx} = V_{IH} \mbox{ means } \overline{CEox} = V_{IH} \mbox{ or } CE_{1X} = V_{IL} \\ \overline{CEx} \le 0.2V \mbox{ means } \overline{CEox} \le 0.2V \mbox{ and } CE_{1X} \ge V_{DD} - 0.2V \\ \overline{CEx} \ge V_{DD} - 0.2V \mbox{ means } \overline{CEox} \ge V_{DD} - 0.2V \mbox{ or } CE_{1X} \le 0.2V \\ 'X' \mbox{ represents "L" for left port or "R" for right port.} \end{array}$

6. 'X' in part numbers indicate power rating (S or L).

DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range^(3,6) (VDD = $3.3V \pm 0.3V$)(Cont'd)

		70V9279/69X12 Com'l Only					70V9279/69X15 Com'l Only			
Symbol	Parameter	Test Condition	Versio	on	Typ. ⁽⁴⁾	Мах.	Typ. ⁽⁴⁾	Max.	Uni	
IDD	Dynamic Operating	\overline{CE}_{L} and $\overline{CE}_{R}=$ VIL, Outputs Disabled,	COM'L	S L	150 150	240 205	130 130	220 185	m/	
	Current (Both Ports Active)	$f = fMAX^{(1)}$	IND	S L						
ISB1	Standby Current (Both	$\overline{CEL} = \overline{CER} = VIH$ f = fmax ⁽¹⁾	COM'L	S L	40 40	65 50	30 30	55 35	m/	
	Ports - TTL Level Inputs)		IND	S L						
ISB2	Standby $\overline{CE}^*A^* = VIL \text{ and}$ Current (One $\overline{CE}^*B^* = VII^{(5)}$	\overline{CE} "B" = VIH ⁽⁵⁾	COM'L	S L	100 100	160 140	90 90	150 130	m	
	Port - TTL Level Inputs)	Active Port Outputs Disabled, $f=f_{MAX}^{(1)}$	IND	S L]	
ISB3	Full Standby Current (Both	Both Ports \overline{CEL} and $\overline{CER} \ge VDD - 0.2V$,	COM'L	S L	1.0 0.4	5 3	1.0 0.4	5 3	m	
	Ports - CMOS Level Inputs)	$V_{IN} \ge V_{DD} - 0.2V$ or $V_{IN} \le 0.2V$, $f = 0^{(2)}$	IND	S L]	
ISB4	Full Standby Current (One $\overline{CE}^*A^* \leq 0.2V$ and $\overline{CE}^*B^* \geq V_{DD} - 0.2V^{(5)}$	COM'L	S L	90 90	150 130	80 80	140 120	m		
	Port - CMOS Level Inputs)	$VIN \ge VDD - 0.2V \text{ or}$ $VIN \le 0.2V$, Active Port, Outputs Disabled, f = fMAX ⁽¹⁾	IND	S L]	

NOTES:

3743 tbl 09b

1. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of Vss to 3V.

2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.

3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

4. VDD = 3.3V, TA = 25°C for Typ, and are not production tested. IDD DC(f=0) = 90mA (Typ).

5. $\overline{CE}x = VIL$ means $\overline{CE}ox = VIL$ and CE1x = VIH

 $\overline{CE}x = VIH$ means $\overline{CE}ox = VIH$ or CE1x = VIL

 $\begin{array}{|c|c|c|c|c|} \hline \hline CEx \leq 0.2V \text{ means } \hline CEox \leq 0.2V \text{ and } CE1x \geq V_{DD} - 0.2V \\ \hline CEx \geq V_{DD} - 0.2V \text{ means } \hline CEox \geq V_{DD} - 0.2V \text{ or } CE1x \leq 0.2V \\ \hline \end{array}$

'X' represents "L" for left port or "R" for right port.


6. 'X' in part numbers indicate power rating (S or L).

Industrial and Commercial Temperature Ranges

AC Test Conditions


Input Pulse Levels	GND to 3.0V			
Input Rise/Fall Times	3ns			
Input Timing Reference Levels	1.5V			
Output Reference Levels	1.5V			
Output Load	Figures 1, 2, and 3			

7343 tbl 10



3743 drw 03

Figure 1. AC Output Test load.



3743 drw 04 Figure 2. Output Test Load

(For tcкLz, tcкHz, toLz, and toHz). *Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)^(3,4) (VDD = $3.3V \pm 0.3V$, TA = 0°C to +70°C)

	and Write Cycle Timing) ^(3,4)	70V92	70V9279/69X6 Com'l Only		70V9279/69X7 Com'l & Ind		70V9279/69X9 Com'l Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) ⁽²⁾	19		22		25	-	ns
tcyc2	Clock Cycle Time (Pipelined) ⁽²⁾	10		12		15		ns
tCH1	Clock High Time (Flow-Through) ⁽²⁾	6.5		7.5		12		ns
tCL1	Clock Low Time (Flow-Through) ⁽²⁾	6.5	—	7.5		12	_	ns
tCH2	Clock High Time (Pipelined) ⁽²⁾	4		5		6	_	ns
tCL2	Clock Low Time (Pipelined) ⁽²⁾	4		5		6	_	ns
tR	Clock Rise Time		3		3		3	ns
tr	Clock Fall Time		3		3		3	ns
t SA	Address Setup Time	3.5		4		4		ns
tha	Address Hold Time	0		0		1		ns
tsc	Chip Enable Setup Time	3.5		4		4		ns
thc	Chip Enable Hold Time	0		0		1		ns
tsw	R/W Setup Time	3.5		4		4		ns
tHW	R/W Hold Time	0		0		1		ns
tsp	Input Data Setup Time	3.5		4		4		ns
thd	Input Data Hold Time	0		0		1		ns
tsad	ADS Setup Time	3.5		4	-	4	-	ns
thad	ADS Hold Time	0		0		1		ns
tscn	CNTEN Setup Time	3.5		4		4		ns
then	CNTEN Hold Time	0		0		1		ns
t SRST	CNTRST Setup Time	3.5		4		4		ns
thrst	CNTRST Hold Time	0		0		1		ns
toe	Output Enable to Data Valid		6.5		7.5		9	ns
tolz	Output Enable to Output Low-Z ⁽¹⁾	2		2		2	_	ns
tонz	Output Enable to Output High-Z ⁽¹⁾	1	7	1	7	1	7	ns
tCD1	Clock to Data Valid (Flow-Through) ⁽²⁾		15		18		20	ns
tCD2	Clock to Data Valid (Pipelined) ⁽²⁾		6.5		7.5		9	ns
tDC	Data Output Hold After Clock High	2		2		2	—	ns
tскнz	Clock High to Output High-Z ⁽¹⁾	2	9	2	9	2	9	ns
tскız	Clock High to Output Low-Z ⁽¹⁾	2	-	2		2	—	ns
Port-to-Port	Delay	1						
tcwdd	Write Port Clock High to Read Data Delay		24		28		35	ns
tccs	Clock-to-Clock Setup Time		9		10		15	ns

NOTES:

3743 tbl 11a

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.

2. The Pipelined output parameters (tcvc1, tcb1) apply to either or both left and right ports when FT/PIPE = VIH. Flow-through parameters (tcvc1, tcb1) apply when FT/PIPE = VIL for that port.

3. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE) and FT/PIPE. FT/PIPE should be treated as a DC signal, i.e. steady state during operation.

4. 'X' in part number indicates power rating (S or L).

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)^(3,4) (VDD = $3.3V \pm 0.3V$, TA = 0°C to +70°C)(Cont'd)

		70V927	$\frac{3.3V \pm 0.3V, TA = 0^{\circ}C}{200000000000000000000000000000000000$			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit ns
tcyc1	Clock Cycle Time (Flow-Through) ⁽²⁾	30		35		
tcyc2	Clock Cycle Time (Pipelined) ⁽²⁾	20		25		ns
tCH1	Clock High Time (Flow-Through) ⁽²⁾	12		12		ns
tCL1	Clock Low Time (Flow-Through) ⁽²⁾	12		12		ns
tCH2	Clock High Time (Pipelined) ⁽²⁾	8	_	10		ns
tCL2	Clock Low Time (Pipelined) ⁽²⁾	8		10		ns
tR	Clock Rise Time	_	3		3	ns
tF	Clock Fall Time		3	_	3	ns
tsa	Address Setup Time	4		4		ns
tha	Address Hold Time	1		1		ns
tsc	Chip Enable Setup Time	4		4		ns
tHC	Chip Enable Hold Time	1		1		ns
tsw	R/W Setup Time	4		4		ns
tHW	R/W Hold Time	1		1		ns
tsp	Input Data Setup Time	4		4		ns
thd	Input Data Hold Time	1		1		ns
tsad	ADS Setup Time	4		4		ns
thad	ADS Hold Time	1		1		ns
tscn	CNTEN Setup Time	4		4		ns
THCN	CNTEN Hold Time	1		1		ns
t SRST	CNTRST Setup Time	4		4		ns
thrst	CNTRST Hold Time	1		1		ns
t OE	Output Enable to Data Valid		12		15	ns
tolz	Output Enable to Output Low-Z ⁽¹⁾	2		2		ns
toнz	Output Enable to Output High-Z ⁽¹⁾	1	7	1	7	ns
tCD1	Clock to Data Valid (Flow-Through) ⁽²⁾		25		30	ns
tCD2	Clock to Data Valid (Pipelined) ⁽²⁾		12		15	ns
tDC	Data Output Hold After Clock High	2		2		ns
tскнz	Clock High to Output High-Z ⁽¹⁾	Output High-Z ⁽¹⁾ 2 9 2 9				
tcklz	Clock High to Output Low-Z ⁽¹⁾	2		ns		
Port-to-Port	Delay	•		-		-
tcwdd	Write Port Clock High to Read Data Delay	—	40		50	ns
tccs	Clock-to-Clock Setup Time		15		20	ns

3743 tbl 11b


1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.

2. The Pipelined output parameters (tcvc1, tcb1) apply to either or both left and right ports when FT/PIPE = VIH. Flow-through parameters (tcvc1, tcb1) apply when FT/PIPE = VIL for that port.


3. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE) and FT/PIPE. FT/PIPE should be treated as a DC signal, i.e. steady state during operation.

4. 'X' in part number indicates power rating (S or L).

Timing Waveform of Read Cycle for Flow-through Output $(FT/PIPE"x" = VIL)^{(3,7)}$









- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. OE is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3. ADS = VIL, CNTEN and CNTRST = VIH.
- 4. The output is disabled (High-Impedance state) by $\overline{CE}_0 = V_{IH}$ or CE1 = VIL following the next rising edge of the clock. Refer to Truth Table 1.
- 5. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers
- are for reference use only. 6. If \overline{UB} or \overline{LB} was HIGH, then the Upper Byte and/or Lower Byte of DATAout for Qn + 2 would be disabled (High-Impedance state).
- 7. "x" denotes Left or Right port. The diagram is with respect to that port.

Timing Waveform of a Bank Select Pipelined Read^(1,2)




Timing Waveform of a Bank Select Flow-Through Read⁽⁶⁾



- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT70V9279/69 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2. \overline{UB} , \overline{LB} , \overline{OE} , and \overline{ADS} = VIL; CE1(B1), CE1(B2), R/W, CNTEN, and \overline{CNTRST} = VIH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4. \overline{CE}_{0} , \overline{UB} , \overline{LB} , and \overline{ADS} = VIL; CE1, \overline{CNTEN} , and \overline{CNTRST} = VIH.
- 5. \overline{OE} = VIL for the Right Port, which is being read from. \overline{OE} = VIH for the Left Port, which is being written to.
- 6. If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwpp. If tccs > maximum specified, then data from right port READ is not valid until tccs + tcp1. tcwpp does not apply in this case.


Timing Waveform with Port-to-Port Flow-Through Read^(1,2,3,5)



NOTES:


- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. \overline{CE}_{0} , \overline{UB} , \overline{LB} , and \overline{ADS} = VIL; CE1, \overline{CNTEN} , and \overline{CNTRST} = VIH.
- 3. \overline{OE} = VIL for the Right Port, which is being read from. \overline{OE} = VIH for the Left Port, which is being written to.
- 4. If tccs \leq maximum specified, then data from right port READ is not valid until the maximum specified for tcwbb.
- If tccs > maximum specified, then data from right port READ is not valid until tccs + tcp1. tcwpp does not apply in this case.
- 5. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".

Timing Waveform of Left Port Write to Pipelined Right Port Read^(1,2,4)




- 1. \overline{CE}_{0} , \overline{BE}_{n} , and \overline{ADS} = VIL; CE1, \overline{CNTEN} , and \overline{REPEAT} = VIH.
- 2. $\overline{OE} = V_{IL}$ for Port "B", which is being read from. $\overline{OE} = V_{IH}$ for Port "A", which is being written to.
- If tco ≤ minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (ie, time from write to valid read on opposite port will be tco + 2 tcyc2 + tcp2). If tco > minimum, then data from Port "B" read is available on first Port "B" clock cycle (ie, time from write to valid read on opposite port will be tco + tcyc2 + tcp2).
- 4. All timing is the same for Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite of Port "A"

Timing Waveform of Pipelined Read-to-Write-to-Read ($\overline{OE} = VIL$)⁽³⁾




Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** Controlled)⁽³⁾




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. \overline{CE}_0 , \overline{UB} , \overline{LB} , and \overline{ADS} = VIL; \overline{CE}_1 , \overline{CNTEN} , and \overline{CNTRST} = VIH.
- 4. Addresses do not have to be accessed sequentially since ADS = ViL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Flow-Through Read-to-Write-to-Read ($\overline{OE} = VIL$)⁽³⁾




Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** Controlled)⁽³⁾




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. $\overline{CE_0}$, \overline{UB} , \overline{LB} , and \overline{ADS} = VIL; $\overline{CE_1}$, \overline{CNTEN} , and \overline{CNTRST} = VIH.
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾



Timing Waveform of Flow-Through Read with Address Counter Advance⁽¹⁾




NOTES:


2. If there is no address change via $\overline{\text{ADS}} = \text{ViL}$ (loading a new address) or $\overline{\text{CNTEN}} = \text{ViL}$ (advancing the address), i.e. $\overline{\text{ADS}} = \text{ViH}$ and $\overline{\text{CNTEN}} = \text{ViH}$, then the data output remains constant for subsequent clocks.

^{1.} \overline{CE}_{0} , \overline{OE} , \overline{UB} , and \overline{LB} = VIL; CE1, R/W, and \overline{CNTRST} = VIH.

Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)⁽¹⁾



Timing Waveform of Counter Reset (Pipelined Outputs)⁽²⁾



- 1. \overline{CE}_0 , \overline{UB} , \overline{LB} , and $R/\overline{W} = VIL$; CE1 and $\overline{CNTRST} = VIH$.
- 2. \overline{CE}_{0} , \overline{UB} , \overline{LB} = VIL; CE1 = VIH.
- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle. ADDRo will be accessed. Extra cycles are shown here simply for clarification.
- 7. CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1'Address is written to during this cycle.

IDT70V9279/69S/L

High-Speed 32/16K x 16 Dual-Port Synchronous Static RAM

Industrial and Commercial Temperature Ranges

Functional Description

The IDT70V9279/69 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.


An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to staff the operation of the address counters for fast interleaved memory applications.

A HIGH on \overline{CE}_0 or a LOW on CE1 for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70V9279/69's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with \overline{CE}_0 LOW and CE1 HIGH to re-activate the outputs.

Depth and Width Expansion

The IDT70V9279/69 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the varioius chip enables in order to expand two devices in depth.


The IDT70V9279/69 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 32-bit or wider applications.



NOTE:

1. A15 is for IDT70V9279. A14 is for IDT70V9269.

Ordering Information



NOTE:

- 1. Contact your local sales office for industrial temp. range for other speeds, packages and powers.
- 2. Green parts available. For specific speeds, packages and powers contact your local sales office.

Ordering Information for Flow-through Devices

Old Flow-through Part	New Combined Part
70V927S/L25	70V9279S/L12
70V927S/L30	70V9279S/L15

3743 tbl 12

IDT Clock Solution for IDT70V9279/69 Dual-Port

	Dual-Port I/O Specitications		Clock Specifications				IDT	IDT
IDT Dual-Port Part Number	Voltage	I/O	Input Capacitance	Input Duty Cycle Requirement	Maximum Frequency	Jitter Tolerance	PLL Clock Device	Non-PLL Clock
70V9279/69	3.3	LVTTL	9pF	40%	100	150ps	2305 2308 2309	49FCT3805 49FCT3805D/E 74FCT3807 74FCT3807D/E

3743 tbl 13

Datasheet Document History

01/12/99:		Initiated datasheet document history
		Converted to new format
		Cosmetic and typographical corrections
		Added additional notes to pin configurations
	Page 14	Added Depth & Width Expansion section
06/15/99:	Page 4	Deleted note 6 for Table II
09/29/99:	Page 7	Corrected typo in heading
11/10/99:	5	Replaced IDT logo
03/31/00:		Combined Pipelined 70V9279/69 family and Flow-through 70V927 family offerings into one data sheet
		Changed ±200mV in waveform notes to 0mV
		Added corresponding part chart with ordering information
01/017/01:	Page 4	Changed information in Truth Table II
	0	Increased storage temperature parameters
		Clarified TA parameter
	Page 5	DC Electrical parameters-changed wording from "open" to "disabled"
		Removed Preliminary status
02/25/04:		Consolidated multiple devices into one datasheet
		Changed naming conventions from Vcc to Vbb and from GND to Vss
	Page 2	Added date revision for pin configuration
	Page 3	Added footnotes for \overline{UB} , \overline{LB} , \overline{CE} 0 and CE1 buffer conditions when \overline{FT} or PIPE
	Page 4	Added junction temperature to Absolute Maximum Ratings Table
		Added Ambient Temperature footnote
	Page 5	Added I-temp numbers for 9ns speed to DC Electrical Characteristics Table
		Added 6ns speed DC power numbers to the DC Electrical Characteristics Table
	Page 7	Added I-temp for 9ns speed to AC Electrical Characteristics Table
		Added 6ns speed AC timing numbers to the AC Electrical Characteristics Table
	Page 18	Added 6ns speed grade and 9ns I-temp to ordering information
		Added IDT Clock Solution Table
	Page 1 & 19	Updated IDT logo, replaced IDT ${}^{\mathrm{m}}$ logo with IDT ${}^{\mathrm{e}}$ logo
05/04/04:	Page 1 & 18	Added 7ns speed grade to ordering information
	Page 5	Added 7ns speed DC power numbers to the DC Electrical Characteristics Table
	Page 8	Added 7ns speed AC timing numbers to the AC Electrical Characteristics Table
10/11/04:	Page 4	Updated Capacitance table
	Page 5	Added 7ns I-temp and removed 9ns I-temp DC power numbers from the DC Electrical Characteristics table
	Page 8	Added 7ns I-temp and removed 9ns I-temp from the AC Electrical Characteristics table
	Page 12	Added Timing Waveform of Left Port Write to Pipelined Right Port Read
04/40/27	Page 18	Added 7ns I-temp and removed 9ns I-temp from ordering information
01/19/06:	Page 1	Added green availability to features
10/00/00	Page 18	Added green indicator to ordering information
10/23/08:	Page18	Removed "IDT" from orderable part number



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138

for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: 408-284-2794 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.