## I SL6420B Evaluation Board User Guide

## Hardware Description

The ISL6420B evaluation boards illustrates the operation of the IC.
The ISL6420B simplifies the implementation of a complete control and protection scheme for a high performance DC/DC buck converter. The IC can be operated with an input voltage range from 4.5 V to 5.5 V or 5.5 V to 28 V . It is designed to drive N -channel MOSFETs in a synchronous rectified buck topology. The control, output adjustment, monitoring and protection functions are all located in a single package.

## I SL6420B Reference Design

Two versions of the evaluation board, based on the package type, are listed in Table 1. Both are configured for an output voltage of 3.3 V and 10A maximum load.

TABLE 1.

| BOARD NAME | IC | PACKAGE |
| :--- | :--- | :--- |
| ISL6420BEVAL1Z | ISL6420BIRZ | 20 Ld QFN |
| ISL6420BEVAL2Z | ISL6420BIAZ | 20 Ld QSSOP |

The design criteria is listed in Table 2.
TABLE 2.

| PAREMETERS | VALUES |
| :--- | :---: |
| Output voltage (V $\mathrm{V}_{\text {OUT }}$ ) | 3.3 V |
| Output current (I ${ }_{\text {OUT }}$ ) | 10 A |
| Switching Frequency | 300 kHz |

## Power and Load Connections

If using an input supply ranging from 5.5 V to 28 V , connect the supply to VIN (P1) and GND (P2) posts as shown in Figure 1. ISL6420B has an internal +5 V linear regulator, which can be used to bias the IC.

When using a $5 \mathrm{~V} \pm 10 \%$ input supply, connect the negative polarity to GND (P2) post and connect the positive polarity of the power supply to both VIN (P1) post and the VCC5 (TP7) post. This will bypass the internal LDO and the chip will be powered by the input power supply.

CAUTI ON: Ensure that the voltage at VCC5 terminal does not exceed $>\mathbf{6 V}$. This can damage the IC.


FI GURE 1. POWER AND LOAD CONNECTI ONS FOR 5.5V TO 28V INPUT VOLTAGE


FIGURE 2. POWER AND LOAD CONNECTI ONS FOR 5V $\pm 10 \%$ INPUT VOLTAGE

## Start-up

The Power On Reset (POR) function initiates the soft-start sequence. An internal $10 \mu \mathrm{~A}$ current source charges an external capacitor connected to the ENSS pin from 0 V to 3.3 V . When the ENSS pin reaches 1 V , the IC is enabled; the error amplifier reference voltage ramps from 0 V to 0.6 V following the slope of the ENSS pin voltage.

There are two distinct start-up methods for the ISL6420B. The first method is invoked through the application of power to the IC. The soft-start feature allows for a controlled turn-on of the output once the POR threshold of the input voltage has been reached.

Figure 3 shows the start-up profile of the regulator in relation to the start-up of the input supply.


FIGURE 3. POWER-UP OF $V_{I N}$
The second method of start-up is through the use of the enable feature. Holding the ENSS pin on the ISL6420B below 1 V will disable the regulator by forcing both the upper and lower MOSFETs off. Releasing the pin allows the regulator to start-up.


FIGURE 4. ENABLE USI NG ENSS

## Shutdown

If the ENSS pin is pulled down and held below 1 V , the regulator will be turned off. Figure 5 shows the shutdown profile of the regulator with the ENSS pin pulled low. Figure 6 shows the shutdown of the regulator when powering down the input supply


FIGURE 5. SHUTDOWN USI NG ENSS


FIGURE 6. POWER-DOWN OF $V_{I N}$

## Output Performance

## Switching Frequency

The evaluation board has a $0 \Omega$ resistor R9 connecting RT to VCC5 setting the free-running switching frequency to 300 kHz . The frequency can be programmed to a different value by removing R9 and populating the R5 location with a resistor value based on the desired frequency.

## Output Ripple

Figure 7 shows the ripple voltage on the output of the regulator at the free running 300 kHz frequency.


FIGURE 7. OUTPUT RIPPLE

## Efficiency

ISL6420B-based regulators enable the design of highly efficient systems. The efficiency of the evaluation board using a $12 \mathrm{~V}, 18 \mathrm{~V}$ and 24 V input supply, as shown in Figure 8.


## FIGURE 8. EVALUATI ON BOARD EFFICI ENCY $\left(V_{\text {OUT }}=3.3 V\right)$

The load regulation of the evaluation board using a 12 V , 18 V and 24 V input supply is shown in Figure 9.


FI GURE 9. EVALUATI ON BOARD LOAD REGULATI ON $\left(V_{\text {OUT }}=3.3 \mathrm{~V}\right)$

## Power Good

PGOOD will be true (open drain) when the FB pin voltage is within $\pm 10 \%$ of the reference voltage and the softstart sequence is complete, i.e., once the soft-start capacitor is finished charging. The assertion of PGOOD signal can be delayed by a time proportional to a CDEL current of $2 \mu \mathrm{~A}$ and the value of the capacitor connected between this pin and ground. The status of PGOOD can be monitored at the PGOOD test point (TP1).


FIGURE 10. PGOOD

## Overcurrent Protection

The overcurrent function cycles the soft-start function in a hiccup mode to provide fault protection. Figure 11 shows the overcurrent hiccup mode.
The overcurrent function protects the converter from a shorted output by using the upper MOSFET's rids(on) to monitor the current. This method enhances the converter's efficiency and reduces cost by eliminating a current sensing resistor.


FIGURE 11. OVERCURRENT HICCUP MODE
A resistor, $\mathrm{R}_{\mathrm{OCSET}}$ (R8), programs the overcurrent trip level. The PHASE node voltage is compared to the voltage on the OCSET pin while the upper FET is on. A current ( $100 \mu \mathrm{~A}$ typically) is pulled from the OCSET pin to establish this voltage across an external resistor. If PHASE is lower than OCSET, while the upper FET is on, then an overcurrent condition is detected for that clock cycle. The pulse is immediately terminated, and a counter is incremented. If an overcurrent condition is detected for 8 consecutive clock cycles, and the circuit is not in soft-start, the ISL6420B enters into hiccup mode. During hiccup, the external capacitor on the ENSS pin is discharged and soft-start is initiated. During soft-start, pulse termination limiting is enabled, but the 8 -cycle hiccup counter is held in reset until soft-start is completed.
The overcurrent function will trip at a peak inductor current (I ${ }_{\text {PEAK }}$ ) determined by Equation 1 :
$\mathrm{I}_{\text {PEAK }}=\frac{\mathrm{I}_{\text {OCSET }} \cdot \mathrm{R}_{\text {OCSET }}}{\mathrm{R}_{\text {DS(ON }}}$
where $I_{\text {OCSET }}$ is the internal OCSET current source.
The OC trip point varies mainly due to the MOSFET's $r_{\text {DS (ON }}$ variations. To avoid overcurrent tripping in the normal operating load range, calculate the ROCSET resistor from Equation 1 using:

1. The maximum $r_{D S(O N)}$ at the highest junction temperature
2. The minimum IOCSET from the data sheet specification table
Determine,
$I_{\text {PEAK }}$ for $I_{\text {PEAK }}>I_{\text {OUT(MAX) }}+(\Delta I) / 2$
where $\Delta l$ is the output inductor ripple current. A small ceramic capacitor should be placed in parallel with $R_{\text {OCSET }}$ to smooth the voltage across R $\mathrm{R}_{\text {OCSET }}$ in the presence of switching noise on the input voltage.

The overcurrent trip point on the evaluation board has been set to 16A.

## Transient Performance

Figure 12,13 , and 14 show the response of the output when subjected to transient loading from 0A to 10A at $1 \mathrm{~A} / \mu \mathrm{s}$ slew rate.


FIGURE 12. TRANSIENT RESPONSE


FIGURE 13. TRANSIENT RESPONSE


FIGURE 14. TRANSIENT RESPONSE

## Voltage Margining

Voltage margining mode is enabled by connecting a margining set resistor (R6) from the VMSET pin to ground. This resistor to ground will set a current, which is switched to the FB pin. The current will be equal to 2.468 V divided by the value of the external resistor tied to the VMSET pin. The range of the VMSET resistor is $150 \mathrm{k} \Omega$ to $400 \mathrm{k} \Omega$

The GPIO1 (TP4) and GPIO2 (TP5) pins control the current switching as per Table 3. The power supply output increases when GPIO2 is HIGH and decreases when GPIO1 is HIGH. Using a jumper to short the pins of JP1 and JP2 will pull GPIO1 and GPIO2 LOW, respectively. Remove one of the jumpers to pull GPIO1 or GPIO2 HIGH for voltage margining. The amount that the output voltage of the power supply changes with voltage margining will be equal to 2.468 V times the ratio of the external feedback resistor (R1) and the external resistor tied to VMSET (R6).

TABLE 3.

| GPIO1 | GPIO2 | V OUT |
| :---: | :---: | :---: |
| L | L | No Change |
| L | H | $+\Delta \mathrm{V}_{\text {OUT }}$ |
| H | L | $-\Delta \mathrm{V}_{\text {OUT }}$ |
| H | H | Ignored |

The evaluation board has a $330 \mathrm{k} \Omega \mathrm{VMSET}$ resistor (R6) setting a current:
$\mathrm{I}_{\mathrm{VM}}=2.468 \mathrm{~V} / 330 \mathrm{k} \Omega=7.48 \mu \mathrm{~A}$
(EQ. 3)
and:

$$
\begin{equation*}
\mathrm{V}(\Delta)=7.48 \mu \mathrm{~A} \bullet 11.5 \mathrm{k} \Omega=0.086 \mathrm{~V} \tag{EQ.4}
\end{equation*}
$$

The slew time of the current is set by an external capacitor (C13) on the CDEL pin, which is charged and discharged with a $100 \mu \mathrm{~A}$ current source. The change in voltage on the capacitor is 2.5 V . This same capacitor is also used to set the PGOOD rise delay. When PGOOD is low, the internal PGOOD circuitry uses the capacitor and when PGOOD is high the voltage margining circuit uses the capacitor. The slew time for voltage margining can be in the range of $300 \mu \mathrm{~s}$ to 2.5 ms . The CDEL capacitor on the evaluation board is $0.1 \mu \mathrm{~F}$ leading to a voltage margining slew rate of 2.5 ms . Figures 15 and 16 show negative and positive voltage margining with a CDEL capacitor of $0.1 \mu \mathrm{~F}$.


FI GURE 15. NEGATI VE VOLTAGE MARGI NI NG SLEW TIME


FI GURE 16. POSI TI VE VOLTAGE MARGI NI NG SLEW TIME

## Application Note 1504

## Layout Guidelines

DC to DC converter layout is extremely important to obtain the desired attenuation to the EMI frequencies. Poor layout practice can cause conducted emissions to actually couple around the filter components directly into the input conductors or cause radiated emissions. The copper traces of power input and output and high current paths must be sized according to the RMS current passing through them. Keep the high current loops small and the path defined. Use single point grounding. Capacitor lead length must be minimized as much as possible to reduce ESL. This includes the traces on the PC board leading up to the capacitor pads. Based on the layout, voltage transients may reduce the level of the acceptable max $\mathrm{V}_{\text {IN }}$ when operating close to 28 V . In this case, one can consider the use of snubbers or reduce the max VIN. Use of a GND plane in a multilayered board is preferred.

## References

For Intersil documents available on the web, see http://www.intersil.com/
[1] ISL6420A Data Sheet, Advanced Single Synchronous Buck Pulse-Width Modulation (PWM) Controller, Intersil Corporation, File No. FN9169.
[2] ISL6420B Data Sheet, Advanced Single Synchronous Buck Pulse-Width Modulation (PWM) Controller, File No. FN6901

I SL6420BEVAL1Z Schematic


## I SL6420BEVALIZ Rev. A Bill of Materials

| ID | REFERENCE | QTY | PART NUMBER | PART TYPE | DESCRIPTI ON | PACKAGE | VENDOR |
| :---: | :--- | :---: | :--- | :--- | :--- | :--- | :--- |
| 1 | U1 | 1 | ISL6420BIRZ | PWM Controller IC | IC, Single PWM <br> Controller | 20 Ld 4x4 <br> QFN | Intersil |
| 2 | Q1 | 1 | BSC059N04LS G | MOSFET, Single | N-channel, 40V | SuperSO8 | Infineon |
| 3 | Q2 | 1 | BSC018N04LS G | MOSFET, Single | N-channel, 40V | SuperSO8 | Infineon |
| 4 | Q3, Q4 |  | Do not populate |  |  |  |  |
| 5 | Q5 | 1 | BSS138LT1G | MOSFET, Single | N-channel, 50V, 200mA | SOT23 | On Semi |
| 6 | D1 | 1 | BAT54C | Diode, Schottky | $30 \mathrm{~V}, 200 \mathrm{~mA}$ | SOT23 | Fairchild |
| 7 | L1 | 1 | HC9-3R3-R | Inductor | $3.3 \mu \mathrm{H}, 20 \%, 14.3 \mathrm{~A}$ | SMD | Coiltronics |

## CAPACITORS

| 8 | C1 | 1 |  | Capacitor, Ceramic, X7R | 0.01 $\mu \mathrm{F}, 10 \%, 50 \mathrm{~V}$ | SM_0603 | Various |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 9 | C2 | 1 |  | Capacitor, Ceramic, COG | 220pF, 10\%, 50V | SM_0603 | Various |
| 10 | C3 | 1 |  | Capacitor, Ceramic, X7R | 5600pF, 10\%, 50V | SM_0603 | Various |
| 11 | C4, C31, C32 | 3 |  | Capacitor, Ceramic, X7R | $1 \mu \mathrm{~F}, 10 \%, 25 \mathrm{~V}$ | SM_1210 | Various |
| 12 | $\begin{aligned} & \text { C5, C10, C11, } \\ & \text { C13, C15, C27, } \\ & \text { C28, C29 } \end{aligned}$ | 8 |  | Capacitor, Ceramic, X7R | 0.1 $\mu \mathrm{F}, 10 \%, 50 \mathrm{~V}$ | SM_0603 | Various |
| 13 | C6, C14 | 2 |  | Capacitor, Ceramic, X7R | 1000pF, 10\%, 50V | SM_0603 | Various |
| 14 | C7, C8 | 2 |  | Capacitor, Ceramic, X7R | $2.2 \mu \mathrm{~F}, 10 \%, 50 \mathrm{~V}$ | SM_1210 | Various |
| 15 | C12 | 1 |  | Capacitor, Ceramic, X5R | $2.2 \mu \mathrm{~F}, 10 \%, 16 \mathrm{~V}$ | SM_1206 | Various |
| 16 | C16 | 1 |  | Capacitor, Ceramic, X7R | $1 \mu \mathrm{~F}, 10 \%, 50 \mathrm{~V}$ | SM_1206 | Various |
| 17 | C17 | 1 |  | Capacitor, Ceramic, X7R | $1 \mu \mathrm{~F}, 10 \%, 50 \mathrm{~V}$ | SM_0805 | Various |
| 18 | C18, C30 | 2 | EEUFC1H221S | Capacitor, Alum. Elec. | $220 \mu \mathrm{~F}, 20 \%, 50 \mathrm{~V},$ $1150 \mathrm{~mA}$ | $12.5 \times 15$ | Panasonic |
| 19 | $\begin{aligned} & \text { C19, C20, C21, } \\ & \text { C22 } \end{aligned}$ | 4 | 6TPB330M9L | Capacitor, POSCAP | $\begin{aligned} & 330 \mu \mathrm{~F}, 20 \%, 6.3 \mathrm{~V}, \\ & 0.009 \Omega \end{aligned}$ | Case D3L | SANYO |
| 20 | $\begin{aligned} & \text { C23, C24, C25, } \\ & \text { C26 } \end{aligned}$ |  | Do not populate |  |  |  |  |

## RESI STORS

| 21 | R1 | 1 |  | Resistor, Film | $11.5 \mathrm{k} \Omega, 1 \%, 1 / 10 \mathrm{~W}$ | SM_0603 | Various |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 22 | R2 | 1 |  | Resistor, Film | $15 \mathrm{k} \Omega, 1 \%, 1 / 10 \mathrm{~W}$ | SM_0603 | Various |
| 23 | R3 | 1 |  | Resistor, Film | $191 \Omega, 1 \%, 1 / 10 \mathrm{~W}$ | SM_0603 | Various |
| 24 | R4 | 1 |  | Resistor, Film | $2.55 \mathrm{k} \Omega, 1 \%, 1 / 10 \mathrm{~W}$ | SM_0603 | Various |
| 25 | R6 | 1 | Resistor, Film | $330 \mathrm{k} \Omega, 1 \%, 1 / 10 \mathrm{~W}$ | SM_0603 | Various |  |
| 26 | R7 | 1 | Resistor, Film | $10 \mathrm{k} \Omega, 1 \%, 1 / 10 \mathrm{~W}$ | SM_0603 | Various |  |
| 27 | R8 | 1 | Resistor, Film | $1.27 \mathrm{k} \Omega, 1 \%, 1 / 10 \mathrm{~W}$ | SM_0603 | Various |  |

I SL6420BEVAL1Z Rev. A Bill of Materials (continued)

| ID | REFERENCE | QTY | PART NUMBER | PART TYPE | DESCRIPTI ON | PACKAGE | VENDOR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 28 | $\begin{aligned} & \text { R9, R11, R12, } \\ & \text { R13, R14, R16 } \end{aligned}$ | 6 |  | Resistor, Film | 0, 1/10W | SM_0603 | Various |
| 29 | R15, R17, R18 | 3 |  | Resistor, Film | 2.2ת, 1\%, 1/10W | SM_0603 | Various |
| 30 | R20, R21 | 2 |  | Resistor, Film | $4.7 \mathrm{k} \Omega, 1 \%, 1 / 10 \mathrm{~W}$ | SM_0603 | Various |
| 31 | R5 |  | Do not populate |  |  |  |  |
| OTHERS |  |  |  |  |  |  |  |
| 32 | P1-P4 | 4 | 1514-2 | Turrett Post | Terminal post, through hole, $1 / 4$ inch | PTH | Keystone |
| 33 | TP1 - TP5 | 3 | 5002 | TEST POINT vertical, white | PC test jack | PTH | Keystone |
| 34 | JP1, JP2, JP3 | 3 | 69190-202HLF | Header | $1 \times 2$ Break Strip GOLD |  | BERG/FCI |
| 35 | JP1, JP2 | 2 | SPC02SYAN | J umper | Connector Jumper |  | Sullins |
| 36 | LED3 | 1 | SSL-LXA3025IGC | LED | LED, Red/Green | $\begin{aligned} & \text { SMD3x2.5 } \\ & \mathrm{mm} \end{aligned}$ | Lumex |
| 37 | SW1 | 1 | GT11MSCBE-T | Toggle Switch | SPDT Toggle Switch | SMD | ITT |
| 38 | P10 |  | Do not populate |  |  |  |  |
| 39 | TP6 |  | Do not populate |  |  |  |  |

## I SL6420BEVAL1Z Printed Circuit Board Layers



FIGURE 17. ISL6420BEVALIZ - TOP LAYER (SI LKSCREEN)

I SL6420BEVAL1Z Printed Circuit Board Layers (Continued)


FIGURE 18. ISL6420BEVALIZ - TOP LAYER (COMPONENT SIDE)


FI GURE 19. I SL6420BEVAL1Z - LAYER 2


FI GURE 20. ISL6420BEVAL1Z - LAYER 3

I SL6420BEVAL1Z Printed Circuit Board Layers (continued)


FIGURE 21. ISL6420BEVALIZ - BOTTOM LAYER (SOLDER SIDE)


FIGURE 22. ISL6420BEVALIZ - BOTTOM LAYER (SI LKSCREEN)

ISL6420BEVAL2Z Schematic


## I SL6420BEVAL2Z Rev. A Bill of Materials

| ID | REFERENCE | QTY | PART NUMBER | PART TYPE | DESCRI PTI ON | PACKAGE | VENDOR |
| :---: | :--- | :---: | :--- | :--- | :--- | :--- | :--- |
| 1 | U1 | 1 | ISL6420BIAZ | PWM Controller IC | IC, Single PWM <br> Controller | 20 Ld <br> QSOP | Intersil |
| 2 | Q1 | 1 | BSC059N04LS G | MOSFET, Single | N-channel, 40V | SuperSO8 | Infineon |
| 3 | Q2 | 1 | BSC018N04LS G | MOSFET, Single | N-channel, 40V | SuperSO8 | Infineon |
| 4 | Q3, Q4 |  | Do not populate |  |  |  |  |
| 5 | Q5 | 1 | BSS138LT1G | MOSFET, Single | N-channel, 50V, 200mA | SOT23 | On Semi |
| 6 | D1 | 1 | BAT54C | Diode, Schottky | $30 \mathrm{~V}, 200 \mathrm{~mA}$ | SOT23 | Fairchild |
| 7 | L1 | 1 | HC9-3R3-R | Inductor | $3.3 \mu \mathrm{H}, 20 \%, 14.3 \mathrm{~A}$ | SMD | Coiltronics |

## CAPACI TORS

| 8 | C1 | 1 |  | Capacitor, Ceramic, X7R | 0.01 $\mu \mathrm{F}, 10 \%, 50 \mathrm{~V}$ | SM_0603 | Various |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 9 | C2 | 1 |  | Capacitor, Ceramic, COG | 220pF, 10\%, 50V | SM_0603 | Various |
| 10 | C3 | 1 |  | Capacitor, Ceramic, X7R | 5600pF, 10\%, 50V | SM_0603 | Various |
| 11 | C4, C31, C32 | 3 |  | Capacitor, Ceramic, X7R | $1 \mu \mathrm{~F}, 10 \%, 25 \mathrm{~V}$ | SM_1210 | Various |
| 12 | $\begin{aligned} & \text { C5, C10, C11, } \\ & \text { C13, C15, C27, } \\ & \text { C28, C29 } \end{aligned}$ | 8 |  | Capacitor, Ceramic, X7R | 0.1 ${ }^{\text {F }}$, 10\%, 50 V | SM_0603 | Various |
| 13 | C6, C14 | 2 |  | Capacitor, Ceramic, X7R | 1000pF, 10\%, 50V | SM_0603 | Various |
| 14 | C7, C8 | 2 |  | Capacitor, Ceramic, X7R | $2.2 \mu \mathrm{~F}, 10 \%$, 50 V | SM_1210 | Various |
| 15 | C12 | 1 |  | Capacitor, Ceramic, X5R | $2.2 \mu \mathrm{~F}, 10 \%, 16 \mathrm{~V}$ | SM_1206 | Various |
| 16 | C16 | 1 |  | Capacitor, Ceramic, X7R | $1 \mu \mathrm{~F}, 10 \%, 50 \mathrm{~V}$ | SM_1206 | Various |
| 17 | C17 | 1 |  | Capacitor, Ceramic, X7R | $1 \mu \mathrm{~F}, 10 \%, 50 \mathrm{~V}$ | SM_0805 | Various |
| 18 | C18, C30 | 2 | EEUFC1H221S | Capacitor, Alum. Elec. | $\begin{aligned} & 220 \mu \mathrm{~F}, 20 \%, 50 \mathrm{~V}, \\ & 1150 \mathrm{~mA} \end{aligned}$ | $12.5 \times 15$ | Panasonic |
| 19 | $\begin{aligned} & \text { C19, C20, C21, } \\ & \text { C22 } \end{aligned}$ | 4 | 6TPB330M9L | Capacitor, POSCAP | $\begin{aligned} & 330 \mu \mathrm{~F}, 20 \%, 6.3 \mathrm{~V}, \\ & 0.009 \Omega \end{aligned}$ | Case D3L | SANYO |
| 20 | $\begin{aligned} & \mathrm{C} 23, \mathrm{C} 24, \mathrm{C} 25, \\ & \mathrm{C} 26 \end{aligned}$ |  | Do not populate |  |  |  |  |

## RESI STORS

| 21 | R1 | 1 |  | Resistor, Film | $11.5 \mathrm{k} \Omega, 1 \%, 1 / 10 \mathrm{~W}$ | SM_0603 | Various |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 22 | R2 | 1 |  | Resistor, Film | $15 \mathrm{k} \Omega, 1 \%, 1 / 10 \mathrm{~W}$ | SM_0603 | Various |
| 23 | R3 | 1 |  | Resistor, Film | $191 \Omega, 1 \%, 1 / 10 \mathrm{~W}$ | SM_0603 | Various |
| 24 | R4 | 1 |  | Resistor, Film | $2.55 \mathrm{k} \Omega, 1 \%, 1 / 10 \mathrm{~W}$ | SM_0603 | Various |
| 25 | R6 | 1 | Resistor, Film | $330 \mathrm{k} \Omega, 1 \%, 1 / 10 \mathrm{~W}$ | SM_0603 | Various |  |
| 26 | R7 | 1 | Resistor, Film | $10 \mathrm{k} \Omega, 1 \%, 1 / 10 \mathrm{~W}$ | SM_0603 | Various |  |
| 27 | R8 | 1 | Resistor, Film | $1.27 \mathrm{k} \Omega, 1 \%, 1 / 10 \mathrm{~W}$ | SM_0603 | Various |  |

Application Note 1504

## I SL6420BEVAL2Z Rev. A Bill of Materials (Continued)

| ID | REFERENCE | QTY | PART NUMBER | PART TYPE | DESCRIPTION | PACKAGE | VENDOR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 28 | $\begin{aligned} & \text { R9, R11, R12, } \\ & \text { R13, R14, R16 } \end{aligned}$ | 6 |  | Resistor, Film | O $\Omega$ 1/10W | SM_0603 | Various |
| 29 | R15, R17, R18 | 3 |  | Resistor, Film | 2.2ת, 1\%, 1/10W | SM_0603 | Various |
| 30 | R20, R21 | 2 |  | Resistor, Film | $4.7 \mathrm{k} \Omega, 1 \%, 1 / 10 \mathrm{~W}$ | SM_0603 | Various |
| 31 | R5 |  | Do not populate |  |  |  |  |
| OTHERS |  |  |  |  |  |  |  |
| 32 | P1-P4 | 4 | 1514-2 | Turrett Post | Terminal post, through hole, $1 / 4$ inch | PTH | Keystone |
| 33 | TP1 - TP5 | 3 | 5002 | TEST POINT vertical, white | PC test jack | PTH | Keystone |
| 34 | JP1, JP2, JP3 | 3 | 69190-202HLF | Header | $1 \times 2$ Break Strip GOLD |  | BERG/FCI |
| 35 | JP1, JP2 | 2 | SPC02SYAN | J umper | Connector Jumper |  | Sullins |
| 36 | LED3 | 1 | SSL-LXA3025IGC | LED | LED, Red/Green | $\begin{aligned} & \text { SMD3×2.5 } \\ & \mathrm{mm} \end{aligned}$ | Lumex |
| 37 | SW1 | 1 | GT11MSCBE-T | Toggle Switch | SPDT Toggle Switch | SMD | ITT |
| 38 | P10 |  | Do not populate |  |  |  |  |
| 39 | TP6 |  | Do not populate |  |  |  |  |

## I SL6420BEVAL2Z Printed Circuit Board Layers



FIGURE 23. ISL6420BEVAL2Z - TOP LAYER (SI LKSCREEN)

I SL6420BEVAL2Z Printed Circuit Board Layers (Continued)


FIGURE 24. ISL6420BEVAL2Z - TOP LAYER (COMPONENT SIDE)


FI GURE 25. ISL6420BEVAL2Z - LAYER 2


FI GURE 26. I SL6420BEVAL2Z - LAYER 3

## I SL6420BEVAL2Z Printed Circuit Board Layers (Continued)



FIGURE 28. ISL6420AEVAL2Z - BOTTOM LAYER (SI LKSCREEN)

