

## CA3127

High Frequency NPN Transistor Array

FN662 Rev.5.00 Jun 5, 2006

The CA3127 consists of five general purpose silicon NPN transistors on a common monolithic substrate. Each of the completely isolated transistors exhibits low 1/f noise and a value of  $f_T$  in excess of 1GHz, making the CA3127 useful from DC to 500MHz. Access is provided to each of the terminals for the individual transistors and a separate substrate connection has been provided for maximum application flexibility. The monolithic construction of the CA3127 provides close electrical and thermal matching of the five transistors.

## **Ordering Information**

PART NUMBER	PART MARKING	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
CA3127M	CA3127	-55 to 125	16 Ld SOIC	M16.15
CA3127MZ (Note)	CA3127MZ	-55 to 125	16 Ld SOIC (Pb-free)	M16.15

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

#### **Features**


- · Five Independent Transistors on a Common Substrate
- · Pb-Free Plus Anneal Available (RoHS Compliant)

## **Applications**

- VHF Amplifiers
- · Multifunction Combinations RF/Mixer/Oscillator
- · Sense Amplifiers
- · Synchronous Detectors
- · VHF Mixers
- · IF Converter
- IF Amplifiers
- · Synthesizers
- · Cascade Amplifiers

#### **Pinout**

CA3127 (SOIC) TOP VIEW



## **Absolute Maximum Ratings**

The following ratings apply for each transistor in the device	
Collector-to-Emitter Voltage, V <sub>CEO</sub>	15V
Collector-to-Base Voltage, V <sub>CBO</sub>	20V
Collector-to-Substrate Voltage, V <sub>CIO</sub> (Note 1)	20V
Collector Current, I <sub>C</sub>	20mA

## **Operating Conditions**

#### **Thermal Information**

Thermal Resistance (Typical, Note 2)	$\theta_{JA}$ (°C/W)
SOIC Package	120
Maximum Power Dissipation, P <sub>D</sub> (Any One Transistor)	85mW
Maximum Junction Temperature (Die)	175°C
Maximum Junction Temperature (Plastic Packages)	150°C
Maximum Storage Temperature Range6	5°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTES:

- 1. The collector of each transistor of the CA3127 is isolated from the substrate by an integral diode. The substrate (Terminal 5) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.
- 2.  $\theta_{\mbox{\scriptsize JA}}$  is measured with the component mounted on an evaluation PC board in free air.

**Electrical Specifications** 

 $T_A = 25^{\circ}C$ 

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNITS
DC CHARACTERISTICS (For Each Transistor)	•		'			
Collector-to-Base Breakdown Voltage	$I_C = 10\mu A, I_E = 0$		20	32	-	V
Collector-to-Emitter Breakdown Voltage	I <sub>C</sub> = 1mA, I <sub>B</sub> = 0		15	24	-	V
Collector-to-Substrate Breakdown-Voltage	I <sub>C1</sub> = 10μA, I <sub>B</sub> =	0, I <sub>E</sub> = 0	20	60	-	V
Emitter-to-Base Breakdown Voltage (Note 3)	$I_E = 10\mu A, I_C = 0$		4	5.7	-	V
Collector-Cutoff-Current	V <sub>CE</sub> = 10V I <sub>B</sub> = 0		-	-	0.5	μА
Collector-Cutoff-Current	V <sub>CB</sub> = 10V, I <sub>E</sub> = 0	)	-	-	40	nA
DC Forward-Current Transfer Ratio	V <sub>CE</sub> = 6V	I <sub>C</sub> = 5mA	35	88	-	
		I <sub>C</sub> = 1mA	40	90	-	
		I <sub>C</sub> = 0.1mA	35	85	-	
Base-to-Emitter Voltage	V <sub>CE</sub> = 6V	I <sub>C</sub> = 5mA	0.71	0.81	0.91	V
		I <sub>C</sub> = 1mA	0.66	0.76	0.86	V
		I <sub>C</sub> = 0.1mA	0.60	0.70	0.80	V
Collector-to-Emitter Saturation Voltage	I <sub>C</sub> = 10mA, I <sub>B</sub> = 1mA		-	0.26	0.50	V
Magnitude of Difference in V <sub>BE</sub>	$Q_1$ and $Q_2$ Matched $V_{CE} = 6V$ , $I_C = 1mA$		-	0.5	5	mV
Magnitude of Difference in I <sub>B</sub>			-	0.2	3	μА
DYNAMIC CHARACTERISTICS	+					+
Noise Figure	f = 100kHz, $R_S$ = 500Ω, $I_C$ = 1mA		-	2.2	-	dB
Gain-Bandwidth Product	V <sub>CE</sub> = 6V, I <sub>C</sub> = 5r	V <sub>CE</sub> = 6V, I <sub>C</sub> = 5mA		1.15	-	GHz
Collector-to-Base Capacitance	V <sub>CB</sub> = 6V, f = 1MHz		-	See Fig.	-	pF
Collector-to-Substrate Capacitance	V <sub>CI</sub> = 6V, f = 1MH	-	5	-	pF	
Emitter-to-Base Capacitance	V <sub>BE</sub> = 4V, f = 1MHz		-		-	pF
Voltage Gain	$V_{CE}$ = 6V, f = 10MHz, $R_L$ = 1k $\Omega$ , $I_C$ = 1mA		-	28	-	dB
Power Gain	Cascode Configuration f = 100MHz, V+ = 12V, I <sub>C</sub> = 1mA		27	30	-	dB
Noise Figure			-	3.5	-	dB



PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Input Resistance	Common-Emitter Configuration	-	400	-	Ω
Output Resistance	V <sub>CE</sub> = 6V, I <sub>C</sub> = 1mA, f = 200 MHz	-	4.6	-	kΩ
Input Capacitance		-	3.7	-	pF
Output Capacitance		-	2	-	pF
Magnitude of Forward Transadmittance		-	24	-	mS

#### NOTE:

3. When used as a zener for reference voltage, the device must not be subjected to more than 0.1mJ of energy from any possible capacitance or electrostatic discharge in order to prevent degradation of the junction. Maximum operating zener current should be less than 10mA.

#### **Test Circuits**




FIGURE 1. VOLTAGE-GAIN TEST CIRCUIT USING CURRENT-MIRROR BIASING FOR Q2




FIGURE 2. 100MHz POWER-GAIN AND NOISE-FIGURE TEST CIRCUIT




FIGURE 3A. POWER GAIN SET-UP




FIGURE 3B. NOISE FIGURE SET-UP
FIGURE 3. BLOCK DIAGRAMS OF POWER-GAIN AND NOISE-FIGURE TEST SET-UPS

## **Typical Performance Curves**




FIGURE 4. NOISE FIGURE vs COLLECTOR CURRENT




FIGURE 5. NOISE FIGURE vs COLLECTOR CURRENT




FIGURE 6. GAIN-BANDWIDTH PRODUCT vs COLLECTOR CURRENT




FIGURE 8A. CAPACITANCE vs BIAS VOLTAGE FOR Q2




FIGURE 7. BASE-TO-EMITTER VOLTAGE vs COLLECTOR CURRENT

	CAPACITANCE (pF)							
	C	СВ	C <sub>CE</sub>		C <sub>EB</sub>		C <sub>CI</sub>	
TRAN- SISTOR	PKG	TOTAL	PKG	TOTAL	PKG	TOTAL	PKG	TOTAL
BIAS (V)	-	6V	-	6V	-	4V	-	6V
Q <sub>1</sub>	0.025	0.190	0.090	0.125	0.365	0.610	0.475	1.65
Q <sub>2</sub>	0.015	0.170	0.225	0.265	0.130	0.360	0.085	1.35
Q <sub>3</sub>	0.040	0.200	0.215	0.240	0.360	0.625	0.210	1.40
Q <sub>4</sub>	0.040	0.190	0.225	0.270	0.365	0.610	0.085	1.25
Q <sub>5</sub>	0.010	0.165	0.095	0.115	0.140	0.365	0.090	1.35

FIGURE 8B. TYPICAL CAPACITANCE VALUES AT f = 1MHz.
THREE TERMINAL MEASUREMENT. GUARD ALL
TERMINALS EXCEPT THOSE UNDER TEST.




FIGURE 9. VOLTAGE GAIN vs FREQUENCY




FIGURE 10. VOLTAGE GAIN vs FREQUENCY




FIGURE 11. DC FORWARD-CURRENT TRANSFER RATIO (hFE) vs COLLECTOR CURRENT




FIGURE 12. INPUT ADMITTANCE (Y<sub>11</sub>) vs FREQUENCY




FIGURE 13. INPUT ADMITTANCE (Y<sub>11</sub>) vs COLLECTOR **CURRENT** 




FIGURE 15. OUTPUT ADMITTANCE (Y22) vs COLLECTOR **CURRENT** 




FIGURE 14. OUTPUT ADMITTANCE (Y22) vs FREQUENCY




FIGURE 16. FORWARD TRANSADMITTANCE (Y21) vs **COLLECTOR CURRENT** 




FIGURE 17. FORWARD TRANSADMITTANCE ( $Y_{21}$ ) vs FREQUENCY




FIGURE 18. REVERSE TRANSADMITTANCE (Y<sub>12</sub>) vs COLLECTOR CURRENT





FIGURE 19. REVERSE TRANSADMITTANCE (Y<sub>12</sub>) vs FREQUENCY

## Small Outline Plastic Packages (SOIC)



#### NOTES:

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

# M16.15 (JEDEC MS-012-AC ISSUE C) 16 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIN				
SYMBOL	MIN	MAX	MIN	MAX	NOTES		
Α	0.0532	0.0688	1.35	1.75	-		
A1	0.0040	0.0098	0.10	0.25	-		
В	0.013	0.020	0.33	0.51	9		
С	0.0075	0.0098	0.19	0.25	-		
D	0.3859	0.3937	9.80	10.00	3		
Е	0.1497	0.1574	3.80	4.00	4		
е	0.050 BSC		1.27 BSC		-		
Н	0.2284	0.2440	5.80	6.20	-		
h	0.0099	0.0196	0.25	0.50	5		
L	0.016	0.050	0.40	1.27	6		
N	16		1	6	7		
α	0°	8°	0°	8°	-		
				_	4 0 /0 =		

Rev. 1 6/05

© Copyright Intersil Americas LLC 1996-2006. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see <a href="https://www.intersil.com/en/products.html">www.intersil.com/en/products.html</a>

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="https://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see <a href="https://www.intersil.com">www.intersil.com</a>

