# RENESAS

# ISL54066

# NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc

# DATASHEET

# Negative Signal Swing, High Off-Isolation, Dual SPST Single Supply Switch

FN6584 Rev 1.00 November 3, 2009


The Intersil ISL54066 device is a low ON-resistance, high off-isolation, low voltage, dual single-pole/single-throw (SPST) analog switch. It was designed to operate from a single +1.8V to +6.5V supply and can pass signals that swing down to 6.5V below the positive supply rail. Targeted applications include battery powered equipment that benefit from low  $r_{ON}$  (1 $\Omega$ ), high off-isolation (80dB) and fast switching speeds ( $t_{ON}$  = 40ns,  $t_{OFF}$  = 30ns). The digital logic input is 1.8V logic-compatible when using a single +3V supply.

The ISL54066 incorporates a T-switch architecture. This approach results in excellent signal off-isolation while retaining a low impedance signal path when switches are ON. The ISL54066 is offered in small form factor packages, alleviating board space limitations. The ISL54066 is available in 10Ld  $\mu$ TQFN and TDFN packages.

The ISL54066 is a dual single-pole/single-throw (SPST) normally open (NO) switch with independent logic control.

## TABLE 1. FEATURES AT A GLANCE

IS	ISL54066				
Number of Switches	2				
Switch Type	SPST NO				
4.3V r <sub>ON</sub>	1Ω				
4.3V t <sub>ON</sub> /t <sub>OFF</sub>	40ns/30ns				
2.7V r <sub>ON</sub>	1.5Ω				
2.7V t <sub>ON</sub> /t <sub>OFF</sub>	60ns/30ns				
1.8V r <sub>ON</sub>	3Ω				
1.8V t <sub>ON</sub> /t <sub>OFF</sub>	180ns/44ns				
Packages	10 Ld µTQFN, 10 Ld TDFN				



# Features

- Pb-free (RoHS Compliant)
- Negative Signal Swing (Max 6.5V Below V+)
- T-switch Architecture
- 1.8V Logic Compatible (+3V Supply)
- Low I+ Current when VinH is not at the V+ Rail
- Available in 10 Ld µTQFN and 10 Ld 3x3 TDFN

# Applications


- · Battery powered, Handheld, and Portable Equipment
  - Cellular/mobile Phones
  - Pagers
  - Laptops, Notebooks, Palmtops
- Portable Test and Measurement
- Medical Equipment
- Audio and Video Switching

## **Related Literature**


- Technical Brief TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"
- Application Note AN557 "Recommended Test Procedures for Analog Switches"



## Pinouts (Note 1)







## Truth Table

CTLx	INx/OUTx
0	OPEN
1	CLOSED

NOTE: Logic "0"  $\leq$ 0.5V. Logic "1"  $\geq$ 1.4V with a 3V supply.

## **Pin Descriptions**

PIN	FUNCTION
V+	System Power Supply Input (+1.8V to +6.5V)
GND1	$10k\Omega$ Input Shunt Ground
GND2	200kΩ Output Shunt Ground
GND3	IC Ground Connection
CTLx	Digital Control Input
INx	Switch x Input
OUTx	Switch x Output

NOTE:

1. Switches Shown for CTLx = Logic "0". Logic "0"  $\leq$ 0.5V. Logic "1"  $\geq$ 1.4V with a 3V supply.

# **Ordering Information**

PART NUMBER	PART MARKING	TEMP. RANGE (°C)	PACKAGE (Pb-free)	PKG. DWG. #
ISL54066IRZ (Note 3)	4066	-40 to +85	10 Ld 3x3 TDFN	L10.3x3A
ISL54066IRZ-T (Notes 2, 3)	4066	-40 to +85	10 Ld 3x3 TDFN (Tape and Reel)	L10.3x3A
ISL54066IRUZ-T (Notes 2, 4)	9	-40 to +85	10 Ld µTQFN (Tape and Reel)	L10.1.8x1.4A

NOTES:

2. Please refer to TB347 for details on reel specifications.

- These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 4. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.



## **Absolute Maximum Ratings**

V+ to GND
Input Voltages
INx (Note 5)
CNTLx (Note 5)
Output Voltages
OUTx (Note 5)
Continuous Current INx or OUTx ±300mA
Peak Current INx or OUTx
(Pulsed 1ms, 10% Duty Cycle, Max) ±500mA
ESD Rating:
Human Body Model>6kV
Machine Model>400V
Charged Device Model>1.5kV

## **Thermal Information**

Thermal Resistance (Typical)	θ <sub>JA</sub> (°C/W)	θ <sub>JC</sub> (°C/W)
10 Ld 3x3 TDFN Package (Notes 6, 8)	55	18
10 Ld µTQFN Package (Note 7)	155	N/A
Maximum Junction Temperature (Plastic P	ackage)	+150°C
Maximum Storage Temperature Range	65	5°C to +150°C
Pb-Free Reflow Profile		ee link below
http://www.intersil.com/pbfree/Pb-FreeR	eflow.asp)	

## **Operating Conditions**

Temperature Range	-40°C to +85°C
Power Supply Range	+1.8V to +6.5V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- 5. Signals on NC, NO, IN, or COM exceeding V+ or GND by specified amount are clamped by internal diodes. Limit forward diode current to maximum current ratings.
- θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 7.  $\theta_{\text{IA}}$  is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 8. For  $\theta_{JC}$ , the "case temp" location is the center of the exposed metal pad on the package underside.

Electrical Specifications - 5V Supply	Test Conditions: V+ = +4.5V to +5.5V, GND = 0V, $V_{CTL H}$ = 2.4V, $V_{CTL L}$ = 0.8V (Note 9),
	Unless Otherwise Specified.

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 10, 11)	ТҮР	MAX (Notes 10, 11)	UNITS
ANALOG SWITCH CHARACTERIS	STICS					
ON-Resistance, r <sub>ON</sub>	V+ = 4.5V, I <sub>OUT</sub> = 100mA, V <sub>IN</sub> = (V+ - 6.5) to V+,	25	-	1	-	Ω
	(See Figure 4)	Full	-	1.2	-	Ω
r <sub>ON</sub> Matching Between Channels,	V+ = 4.5V, I <sub>OUT</sub> = 100mA, V <sub>IN</sub> = Voltage at max	25	-	5	-	mΩ
$\Delta r_{ON}$	r <sub>ON,</sub> (Note 13)	Full	-	10	-	mΩ
r <sub>ON</sub> Flatness, R <sub>FLAT(ON)</sub>	V+ = 4.5V, I <sub>OUT</sub> = 100mA, V <sub>IN</sub> = (V+ - 6.5) to V+,	25	-	0.21	-	Ω
	(Note 12)	Full	-	0.27	-	Ω
DYNAMIC CHARACTERISTICS						
Turn-ON Time, t <sub>ON</sub>	V+ = 4.5V, V <sub>IN</sub> = 3.0V, R <sub>L</sub> = 50 $\Omega$ , C <sub>L</sub> = 35pF (See Figure 1)	25	-	39	-	ns
		Full	-	46	-	ns
Turn-OFF Time, t <sub>OFF</sub>	V+ = 4.5V, V <sub>IN</sub> = 3.0V, R <sub>L</sub> = 50 $\Omega$ , C <sub>L</sub> = 35pF (See Figure 1)	25	-	27	-	ns
		Full	-	33	-	ns
Charge Injection, Q	$V_G$ = 0V, $R_G$ = 0 $\Omega$ , $C_L$ = 1.0nF (See Figure 2)	25	-	170	-	рС
OFF-Isolation	$R_L$ = 50 $\Omega$ , $C_L$ = 5pF, f = 1MHz, $V_{INx}$ = 1 $V_{RMS}$ (See Figure 3)	25	-	70	-	dB
Crosstalk (Channel-to-Channel)	$R_L$ = 50 $\Omega$ , $C_L$ = 5pF, f = 1MHz, $V_{IN1}$ = 1 $V_{RMS}$ (See Figure 5)	25	-	-80	-	dB
Total Harmonic Distortion	f = 20Hz to 20kHz, $V_{OUT}$ = 2 $V_{P-P}$ , $R_L$ = 32 $\Omega$	25	-	0.015	-	%
-3dB Bandwidth	$R_L = 50\Omega$	25	-	30	-	MHz
INx OFF Capacitance, C <sub>OFF</sub>	f = 1MHz, GND1 = float (See Figure 6)	25	-	33	-	pF
OUTx ON Capacitance, C <sub>OUT(ON)</sub>	f = 1MHz, GND2 = float (See Figure 6)	25	-	124	-	pF
POWER SUPPLY CHARACTERIS	rics					
Positive Supply Current, I+	V+ = +5.5V, V <sub>CTLx</sub> = 0V or V+	25	-	0.03	0.1	μA
		Full	-	1.64	-	μA



## **Electrical Specifications - 5V Supply**

Test Conditions: V+ = +4.5V to +5.5V, GND = 0V, V<sub>CTL\_H</sub> = 2.4V, V<sub>CTL\_L</sub> = 0.8V (Note 9), Unless Otherwise Specified. (Continued)

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 10, 11)	ТҮР	MAX (Notes 10, 11)	UNITS
DIGITAL INPUT CHARACTERISTIC	S					
Input Voltage Low, V <sub>CTLx_L</sub>		Full	-	-	0.8	V
Input Voltage High, V <sub>CTLx_H</sub>		Full	2.4	-	-	V
Input Current, I <sub>CTLx_H</sub> , I <sub>CTLx_L</sub>	V+ = 5.5V, V <sub>CTLx</sub> = 0V or V+	25	-0.1	-	0.1	μA
		Full	-	0.9	-	μA

**Electrical Specifications - 4.3V Supply** Test Conditions: V + = +3.9V to +4.5V, GND = 0V,  $V_{CTL_H} = 1.6V$ ,  $V_{CTL_L} = 0.5V$  (Note 9), Unless Otherwise Specified.

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 10, 11)	түр	MAX (Notes 10, 11)	UNITS
ANALOG SWITCH CHARACTERIS	TICS	1	<u> </u>	1	1	1
ON-Resistance, r <sub>ON</sub>	V+ = 4.3V, I <sub>OUT</sub> = 100mA, V <sub>IN</sub> = (V+ - 6.5) to V+,	25	-	1	-	Ω
	(See Figure 4)	Full	-	1.2	-	Ω
r <sub>ON</sub> Matching Between Channels,	V+ = 4.3V, I <sub>OUT</sub> = 100mA, V <sub>IN</sub> = Voltage at max	25	-	5	-	mΩ
Δr <sub>ON</sub>	r <sub>ON,</sub> (Note 13)	Full	-	10	-	mΩ
r <sub>ON</sub> Flatness, R <sub>FLAT(ON)</sub>	V+ = 4.3V, $I_{OUT}$ = 100mA, $V_{IN}$ = (V+ - 6.5) to V+	25	-	0.2	-	Ω
	(Note 12, 14)	Full	-	0.27	-	Ω
DYNAMIC CHARACTERISTICS						
Turn-ON Time, t <sub>ON</sub>	$V_{+} = 3.9V, V_{IN} = 3.0V, R_{L} = 50\Omega, C_{L} = 35pF$	25	-	40	-	ns
	(See Figure 1)	Full	-	47	-	ns
Turn-OFF Time, t <sub>OFF</sub>	V+ = 3.9V, $V_{IN}$ = 3.0V, $R_{L}$ = 50 $\Omega$ , $C_{L}$ = 35pF,	25	-	31	-	ns
	(See Figure 1)	Full	-	34	-	ns
Charge Injection, Q	$C_L$ = 1.0nF, $V_G$ = 0V, $R_G$ = 0Ω, (See Figure 2)	25	-	200	-	рС
OFF-Isolation	$R_L$ = 50 $\Omega$ , $C_L$ = 5pF, f = 1MHz, $V_{INX}$ = 1 $V_{RMS}$ (See Figure 3)	25	-	70	-	dB
Crosstalk (Channel-to-Channel)	$R_L$ = 50 $\Omega$ , $C_L$ = 5pF, f = 1MHz, $V_{IN1}$ = 1 $V_{RMS}$ (See Figure 5)	25	-	-80	-	dB
Total Harmonic Distortion	f = 20Hz to 20kHz, $V_{COM}$ = 2 $V_{P-P}$ , $R_L$ = 32 $\Omega$	25	-	0.02	-	%
INx OFF Capacitance, C <sub>OFF</sub>	f = 1MHz, GND1 = float (See Figure 6)	25	-	33	-	pF
OUTx ON Capacitance, C <sub>OUT(ON)</sub>	f = 1MHz, GND2 = float (See Figure 6)	25	-	124	-	pF
POWER SUPPLY CHARACTERIST	ICS					
Positive Supply Current, I+	V+ = +4.5V, V <sub>CTLx</sub> = 0V or V+	25	-	0.02	0.1	μA
		Full	-	1.76	-	μA
Positive Supply Current, I+	V+ = +4.2V, V <sub>CTL1</sub> = V <sub>CTL2</sub> = 2.85V	25	-	0.95	12	μA
DIGITAL INPUT CHARACTERISTIC	S		1		1	
Input Voltage Low, V <sub>CTLx_L</sub>		Full	-	-	0.5	V
Input Voltage High, V <sub>CTLx_H</sub>		Full	1.6	-	-	V
Input Current, I <sub>CTLx_H</sub> , I <sub>CTLx_L</sub>	V+ = 4.5V, V <sub>CTLx</sub> = 0V or V+	25	-0.5	-	0.5	μA
		Full	-	0.63	-	μA



# **Electrical Specifications - 3V Supply**

Test Conditions: V+ = +2.7V to +3.3V, GND = 0V, V<sub>CTL\_H</sub> = 1.4V, V<sub>CTL\_L</sub> = 0.5V (Note 9), Unless Otherwise Specified.

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 10, 11)	ТҮР	MAX (Notes 10, 11)	UNITS
ANALOG SWITCH CHARACTERIS	STICS					
ON-Resistance, r <sub>ON</sub>	V+ = 2.7V, I <sub>OUT</sub> = 100mA, V <sub>IN</sub> = (V+ - 6.5) to V+	25	-	1.5	-	Ω
	(See Figure 4)	Full	-	1.9	-	Ω
r <sub>ON</sub> Matching Between Channels,	V+ = 2.7V, I <sub>OUT</sub> = 100mA, V <sub>IN</sub> = Voltage at max	25	-	10	-	mΩ
$\Delta r_{ON}$	r <sub>ON,</sub> (Note 13)	Full	-	10	-	mΩ
r <sub>ON</sub> Flatness, R <sub>FLAT(ON)</sub>	V+ = 2.7V, I <sub>OUT</sub> = 100mA, V <sub>IN</sub> = (V+ - 6.5) to V+	25	-	0.63	1	Ω
	(Notes 12, 14)	Full	-	0.68	1.35	Ω
DYNAMIC CHARACTERISTICS						
Turn-ON Time, t <sub>ON</sub>	$V_{+} = 2.7V, V_{IN} = 1.5V, R_{L} = 50\Omega, C_{L} = 35pF$	25	-	60	-	ns
	(See Figure 1)	Full	-	68	-	ns
Turn-OFF Time, t <sub>OFF</sub>	V+ = 2.7V, $V_{IN}$ = 1.5V, $R_L$ = 50 $\Omega$ , $C_L$ = 35pF (See Figure 1)	25	-	31	-	ns
		Full	-	35	-	ns
Charge Injection, Q	$C_L$ = 1.0nF, $V_G$ = 0V, $R_G$ = 0 $\Omega$ , (See Figure 2)	25	-	150	-	рС
OFF-Isolation	$R_L = 50\Omega$ , $C_L = 5pF$ , f = 1MHz, $V_{INx} = 1V_{RMS}$ (See Figure 3)	25	-	70	-	dB
Crosstalk (Channel-to-Channel)	$R_L = 50\Omega$ , $C_L = 5pF$ , f = 1MHz, $V_{IN1} = 1V_{RMS}$ (See Figure 5)	25	-	-80	-	dB
Total Harmonic Distortion	f = 20Hz to 20kHz, $V_{OUT}$ = 2 $V_{P-P}$ , $R_L$ = 32 $\Omega$	25	-	0.04	-	%
INx OFF Capacitance, C <sub>OFF</sub>	f = 1MHz, GND1 = float (See Figure 6)	25	-	33	-	pF
OUTx ON Capacitance, C <sub>OUT(ON)</sub>	f = 1MHz, GND2 = float (See Figure 6)	25	-	124	-	pF
POWER SUPPLY CHARACTERIS	TICS					
Positive Supply Current, I+	V+ = +3.6V, V <sub>CTLx</sub> = 0V or V+	25	-	0.02	-	μA
		Full	-	1.76	-	μA
DIGITAL INPUT CHARACTERISTI	cs	1		1	1	1
Input Voltage Low, V <sub>CTLx_L</sub>		25	-	-	0.5	V
Input Voltage High, V <sub>CTLx_H</sub>		25	1.4	-	-	V
Input Current, I <sub>CTLx_H</sub> , I <sub>CTLx_L</sub>	V+ = 3.3V, V <sub>CTL x</sub> = 0V or V+	25	-0.5	-	0.5	μA
		Full	-	0.55	-	μA

# **Electrical Specifications - 1.8V Supply** Test Conditions: V+ = +1.8V, GND = 0V, V<sub>CTL\_H</sub> = 1.0V, V<sub>CTL\_L</sub> = 0.4V (Note 9), Unless Otherwise Specified.

PARAMETER	TEST CONDITIONS		MIN (Notes 10, 11)	ТҮР	MAX (Notes 10, 11)	UNITS			
ANALOG SWITCH CHARACTERISTICS									
ON-Resistance, r <sub>ON</sub>	V+ = 1.8V, $I_{OUT}$ = 100mA, $V_{IN}$ = (V+ - 6.5V) to V+, (See Figure 4)	25	-	3	-	Ω			
		Full	-	3.2	-	Ω			
$r_{ON}$ Matching Between Channels, $\Delta R_{ON}$	V+ = 1.8V, $I_{OUT}$ = 100mA, $V_{IN}$ = Voltage at max $r_{ON}$ , (Note 13)	25	-	20	-	mΩ			
		Full	-	20	-	mΩ			
r <sub>ON</sub> Flatness, R <sub>FLAT(ON)</sub>	V+ = 1.8V, I <sub>OUT</sub> = 100mA, V <sub>IN</sub> = (V+ - 6.5) to V+, (Note 12)	25	-	2.3	-	Ω			
		Full	-	2.5	-	Ω			




# **Electrical Specifications - 1.8V Supply** Test Conditions: V+ = +1.8V, GND = 0V, V<sub>CTL\_H</sub> = 1.0V, V<sub>CTL\_L</sub> = 0.4V (Note 9), Unless Otherwise Specified. (Continued)


PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 10, 11)	ТҮР	MAX (Notes 10, 11)	UNITS
DYNAMIC CHARACTERISTICS						
Turn-ON Time, t <sub>ON</sub>	V+ = 1.8V, $V_{IN}$ = 1.8V, $R_L$ = 50 $\Omega$ , $C_L$ = 35pF (See Figure 1)	25	-	180	-	ns
Turn-OFF Time, t <sub>OFF</sub>	V+ = 1.8V, $V_{IN}$ = 1.8V, $R_L$ = 50 $\Omega$ , $C_L$ = 35pF (See Figure 1)	25	-	44	-	ns
Charge Injection, Q	$C_L$ = 1.0nF, $V_G$ = 0V, $R_G$ = 0 $\Omega$ , (See Figure 2)	25	-	40	-	рС
-3dB Bandwidth	$V_{COM}$ = 1 $V_{RMS}$ , $R_L$ = 50 $\Omega$ , $C_L$ = 5pF	25	-	30	-	MHz
INx OFF Capacitance, COFF	f = 1MHz, GND1 = float (See Figure 6)	25	-	33	-	pF
OUTx ON Capacitance, C <sub>OUT(ON)</sub>	f = 1MHz, GND2 = float (See Figure 6)	25	-	124	-	pF
DIGITAL INPUT CHARACTERISTIC	S S	L				
Input Voltage Low, V <sub>CTLx_L</sub>		25	-	-	0.4	V
Input Voltage High, V <sub>CTLx_H</sub>		25	1.0	-	-	V
Input Current, ICTLx_H, ICTLx_L	V+ = 2.0V, V <sub>CTLx</sub> = 0V or V+	25	-0.5	-	-	μA
		Full	-	0.5	-	μA

NOTES:

- 9.  $V_{CTL x}$  = input voltage to perform proper function.
- 10. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- 11. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.
- 12. Flatness is defined as the difference between maximum and minimum value of ON-resistance over the specified analog signal range.
- 13. r<sub>ON</sub> matching between channels is calculated by subtracting the channel with the highest max r<sub>ON</sub> value from the channel with lowest max r<sub>ON</sub> value, between IN1 and IN2.
- 14. Limits established by characterization and are not production tested.

## Test Circuits and Waveforms





Repeat test for all switches.  $C_L$  includes fixture and stray capacitance.

ν

$$v_{OUT} = V_{(IN)} \frac{R_L}{R_L + r_{ON}}$$


#### FIGURE 1A. MEASUREMENT POINTS

FIGURE 1B. TEST CIRCUIT


FIGURE 1. SWITCHING TIMES







 $Q = \Delta V_{OUT} \times C_L$ 



V+


V+


CTLx

Repeat test for all switches. FIGURE 2B. TEST CIRCUIT

 $r_{ON} = V_1/100mA$ 

VIN 🗄










FIGURE 5. CROSSTALK TEST CIRCUIT

Repeat test for all switches.

100mA(🔺



INx

OUTx

GNDx

V<sub>1</sub>




FIGURE 6. CAPACITANCE TEST CIRCUIT



The ISL54066 is a dual single pole-single throw (SPST) analog switch that offers precise switching from a single 1.8V to 6.5V supply with low ON-resistance (1.5 $\Omega$ ), high off-isolation, high speed operation (t<sub>ON</sub> = 60ns, t<sub>OFF</sub> = 30ns) and negative signal swing capability. The device is especially well suited for portable battery powered equipment due to its low operating supply voltage (1.8V), low power consumption (30nA), and a tiny 1.8mmx1.4mm µTQFN package or a 3mmx3mm TDFN package. The low r<sub>ON</sub> resistance and r<sub>ON</sub> flatness provide very low insertion loss and signal distortion for applications that require signal switching with minimal interference by the switch. In additon, the ISL54066 uses a T-switch architecture to achieve superior off-isolation from the input to output of the switch.

## Input/Output Shunt Resistors

The ISL54066 contains input and output shunts resistors on the switch terminals. On the INx pins, there are  $10k\Omega$  shunts to the GND1 pin. On the OUTx pins, there are  $200k\Omega$  shunts to the GND2 pin. The input shunts are designed to discharge voltage that may be built up on the input pins, such as DC offsets due to AC-coupled signals. The output shunts are designed to bleed off any charge that may accumulate on the output pins when the switch is turned off.

To have the shunt resistors enabled, connect the GND1 and GND2 pins to GND3. The GND3 pin is the main ground of the ISL54066 IC. The shunt resistors can be disconnected from the IC by floating the appropriate GND1 and GND2 pin.

## **Grounding Considerations**

For maximum off-isolation performance, it is recommended to follow a star ground configuration of the GNDx pins (see Figure 7). Grounding the GND1, GND2 and GND3 pins to a star ground ensures there are no cross conduction of ground currents between the ground pins, which effect the off-isolation capability of the switch.




FIGURE 7. STAR GROUNDING CONFIGURATION

## Supply Sequencing and Overvoltage Protection

With any CMOS device, proper power supply sequencing is required to protect the device from excessive input currents which might permanently damage the IC. All I/O pins contain ESD protection diodes from the pin to V+ and to GND (see Figure 8). To prevent forward biasing these diodes, V+ must be applied before any input signals, and the input signal voltages must remain between ( $V_+$  - 6.5V) and V+.

If these conditions cannot be guaranteed, then precautions must be implemented to prohibit the current and voltage at the logic pin and signal pins from exceeding the maximum ratings of the switch. The following two methods can be used to provided additional protection to limit the current in the event that the voltage at a logic pin or switch terminal goes above the V+ rail.

Logic inputs can be protected by adding a  $1k\Omega$  resistor in series with the logic input (see Figure 8). The resistor limits the input current below the threshold that produces permanent damage.

This method is not acceptable for the signal path inputs. Adding a series resistor to the switch input defeats the purpose of using a low  $r_{ON}$  switch. Alternatively, connecting external Schottky diodes from the V+ rail to the signal pins will shunt the fault current through the Schottky diode instead of through the internal ESD diodes, thereby protecting the switch. These Schottky diodes must be sized to handle the expected fault current.




FIGURE 8. OVERVOLTAGE PROTECTION

## **Power-Supply Considerations**

The ISL54066 construction is typical of most single supply CMOS analog switches which have two supply pins: V+ and GND. V+ and GND provide the CMOS switch bias and sets their analog voltage limits. Unlike switches with a 5.5V maximum supply voltage, the ISL54066 have a 6.5V maximum supply voltage providing plenty of head room for the 10% tolerance of 5V supplies due to overshoot and noise spikes.

The minimum recommended supply voltage is +1.8V. It is important to note that the input signal range, switching times, and on-resistance degrade at lower supply voltages. Refer to the "Electrical Specifications" tables, beginning on page 3 and "Typical Performance Curves", beginning on page 10 for details.

V+ and GND also power the internal logic and level shifters. The level shifters convert the input logic levels to V+ and GND



signals levels to drive the analog switch gate terminals. A high frequency decoupling capacitor placed as close to the V+ and GND pin as possible is recommended for proper operation of the switch. A value of  $0.1\mu$ F is highly recommended.

## Negative Signal Swing Capability

The ISL54066 contains circuitry that allows the analog switch signal to swing below ground. The device has an analog signal range of 6.5V below V+ up to the V+ rail (see Figure 14) while maintaining low  $r_{ON}$  performance. For example, if V+ = 5V, then the analog input signal range is from -1.5V to +5V. If V+ = 2.7V then the range is from -3.8V to +2.7V.

## Logic-Level Thresholds

This switch family is 1.8V CMOS compatible (0.45V V<sub>OLMAX</sub> and 1.35V V<sub>OHMIN</sub>) over a supply range of 1.8V to 3.3V (see Figure 16). At 3.3V the V<sub>IL</sub> level is 0.5V maximum. This is still below the 1.8V CMOS guaranteed low output maximum level of 0.45V, but noise margin is reduced. At 3.3V the V<sub>IH</sub> level is 1.4V minimum. While this is above the 1.8V CMOS guaranteed high output minimum of 1.35V under most operating conditions the switch will recognize this as a valid logic high.

The digital input stages draw supply current whenever the digital input voltage is not at one of the supply rails. Driving the digital input signals from GND to V+ with a fast transition time minimizes power dissipation. The ISL54066 has been designed to minimize the supply current whenever the digital input voltage is not driven to the supply rails (0V to V+). For example, driving the device with 2.85V logic high while operating with a 4.2V supply, the device draws only 1 $\mu$ A of current.

## High-Frequency Performance

In 50 $\Omega$  systems, the ISL54066 has a -3dB bandwidth of 30MHz (see Figure 19). The frequency response is very consistent over a wide V+ range and for varying analog signal levels.

An OFF switch acts like a capacitor and passes higher frequencies with less attenuation, resulting in signal feedthrough from a switch's input to its output. Off-Isolation is the resistance to this feed-through, while Crosstalk indicates the amount of feedthrough from one switch to another. Figure 20 details the high Off-Isolation and Crosstalk rejection provided by this part. At 1MHz, Off-Isolation is approximately 70dB in  $50\Omega$  systems, decreasing approximately 40dB per decade as frequency increases. Crosstalk is approximately -80dB at 1MHz in  $50\Omega$  systems.


## Leakage Considerations

Reverse ESD protection diodes are internally connected between each analog-signal pin, V+ and GND. One of these diodes conducts if any analog signal exceeds the recommended analog signal range.

Virtually all the analog switch leakage current comes from the ESD diodes and reversed biased junctions in the switch cell. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased to either the +Ring or -Ring and the analog input signal. This means their leakages will vary as the signal varies. The difference in the two diode leakages to the +Ring or -Ring and the reverse biased junctions at the internal switch cell constitutes the analog-signal-path leakage current.



## Typical Performance Curves T<sub>A</sub> = +25°C, Unless Otherwise Specified










FIGURE 11. ON-RESISTANCE vs SWITCH VOLTAGE





T = +25°C

1.4

1.3

1.2

1.1

1.0

0.9

0.8

0.7

0.6

0.5

2.0

0.9

0.4 └─ -3

**ron** (വ)

T = +85°C

-25°C

T = -40°C

-2

-1

0

1

V<sub>OUT</sub> (V)

FIGURE 10. ON-RESISTANCE vs SWITCH VOLTAGE

2

3

4

V+ = 2.7V

I<sub>OUT</sub> = 100mA

5




FIGURE 12. ON-RESISTANCE vs SWITCH VOLTAGE




FIGURE 14. ANALOG SIGNAL RANGE vs SUPPLY VOLTAGE

FN6584 Rev 1.00 November 3, 2009



V+ = 4.5V

I<sub>OUT</sub> = 100mA

# Typical Performance Curves T<sub>A</sub> = +25°C, Unless Otherwise Specified (Continued)






FIGURE 15. CHARGE INJECTION vs SWITCH VOLTAGE











FIGURE 16. DIGITAL SWITCHING POINT vs SUPPLY VOLTAGE






FIGURE 20. CROSSTALK AND OFF-ISOLATION



# Typical Performance Curves T<sub>A</sub> = +25°C, Unless Otherwise Specified (Continued)




FIGURE 21. TOTAL HARMONIC DISTORTION vs FREQUENCY

**Die Characteristics** 

#### SUBSTRATE POTENTIAL (POWERED UP):

GND (DFN Paddle Connection: Tie to GND or Float)

#### TRANSISTOR COUNT:

432

### PROCESS:

Submicron CMOS

© Copyright Intersil Americas LLC 2009. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <u>www.intersil.com/en/support/qualandreliability.html</u>


Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com


FN6584 Rev 1.00 November 3, 2009




# Ultra Thin Quad Flat No-Lead Plastic Package (UTQFN)













BOTTOM VIEW





## L10.1.8x1.4A

10 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE


	I			
SYMBOL	MIN	NOMINAL	MAX	NOTES
А	0.45	0.50	0.55	-
A1	-	-	0.05	-
A3	0.127 REF			-
b	0.15	0.20	0.25	5
D	1.75	1.80	1.85	-
E	1.35	1.40	1.45	-
е	0.40 BSC			-
L	0.35	0.40	0.45	-
L1	0.45	0.50	0.55	-
N	10			2
Nd	2			3
Ne	3			3
θ	0	-	12	4
				Rev. 3 6/06

NOTES:

- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- 3. Nd and Ne refer to the number of terminals on D and E side, respectively.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Maximum package warpage is 0.05mm.
- 8. Maximum allowable burrs is 0.076mm in all directions.
- 9. JEDEC Reference MO-255.
- 10. For additional information, to assist with the PCB Land Pattern Design effort, see Intersil Technical Brief TB389.



# Thin Dual Flat No-Lead Plastic Package (TDFN)



FOR ODD TERMINAL/SIDE

### L10.3x3A

10 LEAD THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE

	N			
SYMBOL	MIN	NOMINAL	MAX	NOTES
А	0.70	0.75	0.80	-
A1	-	-	0.05	-
A3	0.20 REF			-
b	0.20	0.25	0.30	5, 8
D	2.95	3.0	3.05	-
D2	2.25	2.30	2.35	7, 8
E	2.95	3.0	3.05	-
E2	1.45	1.50	1.55	7, 8
е	0.50 BSC			-
k	0.25	-	-	-
L	0.25	0.30	0.35	8
N	10			2
Nd	5			3

NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5-1994.

Rev. 3 3/06

- 2. N is the number of terminals.
- 3. Nd refers to the number of terminals on D.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
- Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
- 9. Compliant to JEDEC MO-229-WEED-3 except for D2 dimensions.