

LTM4600

10A High Efficiency DC/DC µModule

FEATURES


- Complete Switch Mode Power Supply
- Wide Input Voltage Range: 4.5V to 20V
- 10A DC, 14A Peak Output Current
- Parallel Two µModule[®] DC/DC Converters for 20A Output Current
- 0.6V to 5V Output Voltage
- 1.5% Output Voltage Regulation
- Ultrafast Transient Response
- Current Mode Control
- RoHS Compliant Package
- Up to 92% Efficiency
- Programmable Soft-Start
- Output Overvoltage Protection
- Optional Short-Circuit Shutdown Timer
- Small Footprint, Low Profile (15mm × 15mm × 2.82mm) Surface Mount LGA Package

APPLICATIONS

- Telecom and Networking Equipment
- Servers
- Industrial Equipment
- Point of Load Regulation

TYPICAL APPLICATION

10A µModule Power Supply with 4.5V to 20V Input




DESCRIPTION

The LTM®4600 is a complete 10A, DC/DC step down power supply. Included in the package are the switching controller, power FETs, inductor, and all support components. Operating over an input voltage range of 4.5V to 20V, the LTM4600 supports an output voltage range of 0.6V to 5V, set by a single resistor. This high efficiency design delivers 10A continuous current (14A peak), needing no heat sinks or airflow to meet power specifications. Only bulk input and output capacitors are needed to finish the design.

The low profile package (2.82mm) enables utilization of unused space on the bottom of PC boards for high density point of load regulation. High switching frequency and an adaptive on-time current mode architecture enables a very fast transient response to line and load changes without sacrificing stability. Fault protection features include integrated overvoltage and short circuit protection with a defeatable shutdown timer. A built-in soft-start timer is adjustable with a small capacitor.

The LTM4600 is packaged in a compact ($15mm \times 15mm$) and low profile (2.82mm) over-molded Land Grid Array (LGA) package suitable for automated assembly by standard surface mount equipment. The LTM4600 is RoHS compliant.




Efficiency vs Load Current with $12V_{IN}$ (FCB = 0)

ABSOLUTE MAXIMUM RATINGS

(Note 1)

FCB, EXTV _{CC} , PGOOD, RUN/SS, V _{OUT} 0.3V to 6V
V _{IN} , SV _{IN} , f _{ADJ} 0.3V to 20V
V _{OSET} , COMP0.3V to 2.7V
Operating Temperature Range (Note 2)40°C to 85°C
Junction Temperature 125°C
Storage Temperature Range –55°C to 125°C
Peak Solder Reflow Body Temperature 245°C

PIN CONFIGURATION



ORDER INFORMATION

		PART M	ARKING*	PACKAGE	MSL	TEMPERATURE RANGE	
PART NUMBER	PAD OR BALL FINISH	DEVICE	FINISH CODE	ТҮРЕ	RATING	(SEE NOTE 2)	
LTM4600EV#PBF		LTM4600EV	-	LGA	0	40%C to 05%C	
LTM4600IV#PBF	Au (RoHS)	LTM4600IV	e4		3	–40°C to 85°C	

• Consult Marketing for parts specified with wider operating temperature ranges. *Pad or ball finish code is per IPC/JEDEC J-STD-609.

• Terminal Finish Part Marking: www.linear.com/leadfree

• Recommended LGA and BGA PCB Assembly and Manufacturing Procedures: www.linear.com/umodule/pcbassembly

• LGA and BGA Package and Tray Drawings: www.linear.com/packaging



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the -40°C to 85°C temperature range, otherwise specifications are at T_A = 25°C, V_{IN} = 12V. Per typical application (front page) configuration.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
VIN(DC)	Input DC Voltage			4.5		20	V
V _{OUT(DC)}	Output Voltage	$ FCB = 0V \\ V_{IN} = 5V \text{ or } 12V, V_{OUT} = 1.5V, I_{OUT} = 0A $	•	1.478 1.470	1.50 1.50	1.522 1.530	V V
Input Specifica	tions						
V _{IN(UVLO)}	Under Voltage Lockout Threshold	I _{OUT} = 0A			3.4	4	V
IINRUSH(VIN)	Input Inrush Current at Startup	$I_{OUT} = 0A. V_{OUT} = 1.5V, FCB = 0$ $V_{IN} = 5V$ $V_{IN} = 12V$			0.6 0.7		A
I _{Q(VIN)}	Input Supply Bias Current	$\begin{split} I_{OUT} &= 0A, \ EXTV_{CC} \ Open \\ V_{IN} &= 12V, \ V_{OUT} = 1.5V, \ FCB = 5V \\ V_{IN} &= 12V, \ V_{OUT} = 1.5V, \ FCB = 0V \\ V_{IN} &= 5V, \ V_{OUT} = 1.5V, \ FCB = 5V \\ V_{IN} &= 5V, \ V_{OUT} = 1.5V, \ FCB = 0V \\ Shutdown, \ RUN &= 0.8V, \ V_{IN} = 12V \end{split}$			1.2 42 1.0 52 35	75	mA mA mA μA
I _{S(VIN)}	Input Supply Current	$V_{IN} = 12V, V_{OUT} = 1.5V, I_{OUT} = 10A$ $V_{IN} = 12V, V_{OUT} = 3.3V, I_{OUT} = 10A$ $V_{IN} = 5V, V_{OUT} = 1.5V, I_{OUT} = 10A$			1.52 3.13 3.64		A A A
Output Specific	ations	L		1			L
IOUTDC	Output Continuous Current Range (See Output Current Derating Curves for Different $V_{\text{IN}}, V_{\text{OUT}}$ and T_{A})	V _{IN} = 12V, V _{OUT} = 1.5V		0		10	A
$\frac{\Delta V_{OUT(LINE)}}{V_{OUT}}$	Line Regulation Accuracy	V_{OUT} = 1.5V, I_{OUT} = 0A, FCB = 0V, V_{IN} = 4.5V to 20V	•		0.15	0.3	%
$\frac{\Delta V_{OUT(LOAD)}}{V_{OUT}}$	Load Regulation Accuracy	$V_{OUT} = 1.5V, I_{OUT} = 0A \text{ to } 10A, FCB = 0V$ $V_{IN} = 5V$ $V_{IN} = 12V \text{ (Notes 3, 4)}$	•			±1 ±1.5	% %
V _{OUT(AC)}	Output Ripple Voltage	$V_{IN} = 12V, V_{OUT} = 1.5V, I_{OUT} = 0A, FCB = 0V$			10	15	mV _{P-P}
fs	Output Ripple Voltage Frequency	$V_{OUT} = 1.5V, I_{OUT} = 5A, FCB = 0V$			850		kHz
t _{start}	Turn-On Time	V _{OUT} = 1.5V, I _{OUT} = 1A V _{IN} = 12V V _{IN} = 5V			0.5 0.7		ms ms
ΔV _{OUTLS}	Voltage Drop for Dynamic Load Step	$V_{OUT} = 1.5V$, Load Step: 0A/µs to 5A/µs $C_{OUT} = 3 \cdot 22µF 6.3V$, 470µF 4V POSCAP, See Table 2			36		mV
t _{SETTLE}	Settling Time for Dynamic Load Step	Load: 10% to 90% to 10% of Full Load			25		μs
I _{OUTPK}	Output Current Limit	Output Voltage in Foldback V _{IN} = 12V, V _{OUT} = 1.5V V _{IN} = 5V, V _{OUT} = 1.5V			14 14		A
Control Stage	· ·	·					
V _{OSET}	Voltage at V _{OSET} Pin	I _{OUT} = 0A, V _{OUT} = 1.5V	•	0.591 0.594	0.6 0.6	0.609 0.606	V V
V _{RUN/SS}	RUN ON/OFF Threshold			0.8	1.5	2	V
I _{RUN(C)/SS}	Soft-Start Charging Current	V _{RUN/SS} = 0V		-0.5	-1.2	-3	μA
I _{RUN(D)/SS}	Soft-Start Discharging Current	V _{RUN/SS} = 4V		0.8	1.8	3	μA
$V_{\text{IN}} - SV_{\text{IN}}$		$EXTV_{CC} = 0V, FCB = 0V$			100		mV

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the -40°C to 85°C temperature range, otherwise specifications are at T_A = 25°C, V_{IN} = 12V. Per typical application (front page) configuration.

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
IEXTVCC	Current into EXTV _{CC} Pin	$ \begin{array}{l} EXTV_{CC} = 5V, FCB = 0V, V_{OUT} = 1.5V, \\ I_{OUT} = 0A \end{array} $		16		mA
R _{FBHI}	Resistor Between V_{OUT} and V_{OSET} Pins			100		kΩ
V _{FCB}	Forced Continuous Threshold		0.57	0.6	0.63	V
I _{FCB}	Forced Continuous Pin Current	V _{FCB} = 0.6V		-1	-2	μA
PGOOD Output		·				
ΔV_{OSETH}	PGOOD Upper Threshold	V _{OSET} Rising	7.5	10	12.5	%
ΔV_{OSETL}	PGOOD Lower Threshold	V _{OSET} Falling	-7.5	-10	-12.5	%
$\Delta V_{OSET(HYS)}$	PGOOD Hysteresis	V _{OSET} Returning		2		%
V _{PGL}	PGOOD Low Voltage	I _{PG00D} = 5mA		0.15	0.4	V

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.


temperature range are assured by design, characterization and correlation with statistical process controls. The LTM4600I is guaranteed over the -40°C to 85°C temperature range.


Note 2: The LTM4600E is guaranteed to meet performance specifications from 0°C to 85°C. Specifications over the -40°C to 85°C operating

Note 3: Test assumes current derating versus temperature. Note 4: Guaranteed by correlation.




TYPICAL PERFORMANCE CHARACTERISTICS (See Figure 18 for all curves)






Efficiency vs Load Current with $18V_{IN}$ (FCB = 0) 100 90 80 EFFICIENCY (%) 70 60 50 --- 1.5V_{OUT}1.8V_{OUT} 40 - 2.5V_{OUT} ---- 3.3V_{OUT} 30 2 4 6 8 10 0 LOAD CURRENT (A) 4600 G03

Efficiency vs Load Current with Different FCB Settings




1.8V Transient Response



1.8V AT 5A/µs LOAD STEP $C_{OUT} = 3 \cdot 22\mu F 6.3V CERAMICS$ 470 μ F 4V SANYO POSCAP C3 = 100 pF


1.2V Transient Response




∆: 35mV @: −37mV


1.2V AT 5A/µs LOAD STEP $C_{OUT} = 3 \cdot 22\mu F 6.3V$ CERAMICS 470 μ F 4V SANYO POSCAP C3 = 100pF

2.5V Transient Response






1.5V Transient Response



1.5V AT 5A/µs LOAD STEP $C_{OUT} = 3 \cdot 22\mu$ F 6.3V CERAMICS 470 μ F 4V SANYO POSCAP C3 = 100pF

3.3V Transient Response




3.3V AT 5A/μs LOAD STEP C_{OUT} = 3 • 22μF 6.3V CERAMICS 470μF 4V SANYO POSCAP C3 = 100 pF




TYPICAL PERFORMANCE CHARACTERISTICS (See Figure 18 for all curves)

Start-Up, I_{OUT} = OA




Start-Up, I_{OUT} = 10A (Resistive Load)




 $\begin{array}{c} 200 \mu \text{s/DIV} \\ V_{\text{IN}} = 12 \text{V} \\ V_{\text{OUT}} = 1.5 \text{V} \\ C_{\text{OUT}} = 200 \mu \text{F} \\ \text{NO EXTERNAL SOFT-START CAPACITOR} \end{array}$


Short-Circuit Protection,




Short-Circuit Protection, $I_{OUT} = 10A$




 $V_{OUT} = 1.5V$ $V_{OUT} = 2 \times 200 \mu F/X5R$ NO EXTERNAL SOFT-START CAPACITOR





12V Input Load Regulation vs Temperature





PIN FUNCTIONS (See Package Description for Pin Assignment)

 V_{IN} (Bank 1): Power Input Pins. Apply input voltage between these pins and PGND pins. Recommend placing input decoupling capacitance directly between V_{IN} pins and PGND pins.

 f_{ADJ} (Pin A15): A 110k resistor from V_{IN} to this pin sets the one-shot timer current, thereby setting the switching frequency. The LTM4600 switching frequency is typically 850kHz. An external resistor to ground can be selected to reduce the one-shot timer current, thus lower the switching frequency to accommodate a higher duty cycle step down requirement. See the applications section.

SV_{IN} (**Pin A17**): Supply Pin for Internal PWM Controller. Leave this pin open or add additional decoupling capacitance.

EXTV_{CC} (Pin A19): External 5V supply pin for controller. If left open or grounded, the internal 5V linear regulator will power the controller and MOSFET drivers. For high input voltage applications, connecting this pin to an external 5V will reduce the power loss in the power module. The EXTV_{CC} voltage should never be higher than V_{IN} .

 V_{OSET} (Pin A21): The Negative Input of The Error Amplifier. Internally, this pin is connected to V_{OUT} with a 100k precision resistor. Different output voltages can be programmed with additional resistors between the V_{OSET} and SGND pins.

COMP (Pin B23): Current Control Threshold and Error Amplifier Compensation Point. The current comparator threshold increases with this control voltage. The voltage ranges from 0V to 2.4V with 0.8V corresponding to zero sense voltage (zero current). **SGND (Pin D23):** Signal Ground Pin. All small-signal components should connect to this ground, which in turn connects to PGND at one point.


RUN/SS (Pin F23): Run and Soft-Start Control. Forcing this pin below 0.8V will shut down the power supply. Inside the power module, there is a 1000pF capacitor which provides approximately 0.7ms soft-start time with 200µF output capacitance. Additional soft-start time can be achieved by adding additional capacitance between the RUN/SS and SGND pins. The internal short-circuit latchoff can be disabled by adding a resistor between this pin and the V_{IN} pin. This pull-up resistor must supply a minimum 5µA pull up current. The RUN/SS pin has an internal 6V Zener to ground.

FCB (Pin G23): Forced Continuous Input. Grounding this pin enables forced continuous mode operation regardless of load conditions. Tying this pin above 0.63V enables discontinuous conduction mode to achieve high efficiency operation at light loads. There is an internal 4.75K resistor between the FCB and SGND pins.

PGOOD (Pin J23): Output Voltage Power Good Indicator. When the output voltage is within 10% of the nominal voltage, the PGOOD is open drain output. Otherwise, this pin is pulled to ground.


PGND (Bank 2): Power ground pins for both input and output returns.

V_{OUT} (Bank 3): Power Output Pins. Apply output load between these pins and PGND pins. Recommend placing High Frequency output decoupling capacitance directly between these pins and PGND pins.





SIMPLIFIED BLOCK DIAGRAM





DECOUPLING REQUIREMENTS $T_A = 25^{\circ}C$, $V_{IN} = 12V$. Use Figure 1 configuration.

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
C _{IN}	External Input Capacitor Requirement (V _{IN} = 4.5V to 20V, V _{OUT} = 1.5V)	I _{OUT} = 10A	20			μF
C _{OUT}	External Output Capacitor Requirement $(V_{IN} = 4.5V \text{ to } 20V, V_{OUT} = 1.5V)$	I _{OUT} = 10A, Refer to Table 2 in the Applications Information Section	100	200		μF



OPERATION

µModule Description

The LTM4600 is a standalone non-isolated synchronous switching DC/DC power supply. It can deliver up to 10A of DC output current with only bulk external input and output capacitors. This module provides a precisely regulated output voltage programmable via one external resistor from $0.6V_{DC}$ to $5.0V_{DC}$, not to exceed 80% of the input voltage. The input voltage range is 4.5V to 20V. A simplified block diagram is shown in Figure 1 and the typical application schematic is shown in Figure 18.

The LTM4600 contains an integrated LTC constant on-time current-mode regulator, ultra-low $R_{DS(ON)}$ FETs with fast switching speed and integrated Schottky diode. The typical switching frequency is 850kHz at full load. With current mode control and internal feedback loop compensation, the LTM4600 module has sufficient stability margins and good transient performance under a wide range of operating conditions and with a wide range of output capacitors, even all ceramic output capacitors (X5R or X7R).

Current mode control provides cycle-by-cycle fast current limit. In addition, foldback current limiting is provided in an over-current condition while V_{OSET} drops. Also, the LTM4600 has defeatable short circuit latch off. Internal overvoltage and undervoltage comparators pull the opendrain PGOOD output low if the output feedback voltage exits

 $a \pm 10\%$ window around the regulation point. Furthermore, in an overvoltage condition, internal top FET Q1 is turned off and bottom FET Q2 is turned on and held on until the overvoltage condition clears.

Pulling the RUN/SS pin low forces the controller into its shutdown state, turning off both Q1 and Q2. Releasing the pin allows an internal 1.2μ A current source to charge up the soft-start capacitor. When this voltage reaches 1.5V, the controller turns on and begins switching.

At low load current the module works in continuous current mode by default to achieve minimum output voltage ripple. It can be programmed to operate in discontinuous current mode for improved light load efficiency when the FCB pin is pulled up above 0.8V and no higher than 6V. The FCB pin has a 4.75k resistor to ground, so a resistor to V_{IN} can set the voltage on the FCB pin.

When $EXTV_{CC}$ pin is grounded or open, an integrated 5V linear regulator powers the controller and MOSFET gate drivers. If a minimum 4.7V external bias supply is applied on the $EXTV_{CC}$ pin, the internal regulator is turned off, and an internal switch connects $EXTV_{CC}$ to the gate driver voltage. This eliminates the linear regulator power loss with high input voltage, reducing the thermal stress on the controller. The maximum voltage on $EXTV_{CC}$ pin is 6V. The $EXTV_{CC}$ voltage should never be higher than the V_{IN} voltage. Also $EXTV_{CC}$ must be sequenced after V_{IN}.



The typical LTM4600 application circuit is shown in Figure 18. External component selection is primarily determined by the maximum load current and output voltage.

Output Voltage Programming and Margining

The PWM controller of the LTM4600 has an internal 0.6V±1% reference voltage. As shown in the block diagram, a 100k/0.5% internal feedback resistor connects V_{OUT} and V_{OSET} pins. Adding a resistor R_{SET} from V_{OSET} pin to SGND pin programs the output voltage:

$$V_0 = 0.6V \bullet \frac{100k + R_{SET}}{R_{SET}}$$

Table 1 shows the standard values of 1% R_{SET} resistor for typical output voltages:

Table 1.

R _{SET} (kΩ)	Open	100	66.5	49.9	43.2	31.6	22.1	13.7
V ₀ (V)	0.6	1.2	1.5	1.8	2	2.5	3.3	5

Voltage margining is the dynamic adjustment of the output voltage to its worst case operating range in production testing to stress the load circuitry, verify control/protection functionality of the board and improve the system reliability. Figure 2 shows how to implement margining function with the LTM4600. In addition to the feedback resistor R_{SET} , several external components are added. Turn off both transistor Q_{UP} and Q_{DOWN} to disable the margining. When Q_{UP} is on and Q_{DOWN} is off, the output




Figure 2. LTM4600 Margining Implementation

voltage is margined up. The output voltage is margined down when Q_{DOWN} is on and Q_{UP} is off. If the output voltage V_0 needs to be margined up/down by ±M%, the resistor values of R_{UP} and R_{DOWN} can be calculated from the following equations:

$$\frac{(R_{SET} || R_{UP}) \bullet V_0 \bullet (1 + M\%)}{(R_{SET} || R_{UP}) + 100 k\Omega} = 0.6V$$
$$\frac{R_{SET} \bullet V_0 \bullet (1 - M\%)}{R_{SET} + (100 k\Omega || R_{D0WN})} = 0.6V$$

Input Capacitors

The LTM4600 μ Module should be connected to a low ac-impedance DC source. High frequency, low ESR input capacitors are required to be placed adjacent to the module. In Figure 18, the bulk input capacitor C_{IN} is selected for its ability to handle the large RMS current into the converter. For a buck converter, the switching duty-cycle can be estimated as:

$$D = \frac{V_0}{V_{IN}}$$

Without considering the inductor current ripple, the RMS current of the input capacitor can be estimated as:

$$I_{CIN(RMS)} = \frac{I_{O(MAX)}}{\eta\%} \bullet \sqrt{D \bullet (1-D)}$$

In the above equation, η % is the estimated efficiency of the power module. C1 can be a switcher-rated electrolytic aluminum capacitor, OS-CON capacitor or high volume ceramic capacitors. Note the capacitor ripple current ratings are often based on only 2000 hours of life. This makes it advisable to properly derate the input capacitor, or choose a capacitor rated at a higher temperature than required. Always contact the capacitor manufacturer for derating requirements.

In Figure 18, the input capacitors are used as high frequency input decoupling capacitors. In a typical 10A output application, 1-2 pieces of very low ESR X5R or X7R, 10μ F ceramic capacitors are recommended. This



decoupling capacitor should be placed directly adjacent the module input pins in the PCB layout to minimize the trace inductance and high frequency AC noise.

Output Capacitors

The LTM4600 is designed for low output voltage ripple. The bulk output capacitors C_{OUT} is chosen with low enough effective series resistance (ESR) to meet the output voltage ripple and transient requirements. C_{OUT} can be low ESR tantalum capacitor, low ESR polymer capacitor or ceramic capacitor (X5R or X7R). The typical capacitance is 200µF if all ceramic output capacitors are used. The internally optimized loop compensation provides sufficient stability margin for all ceramic capacitors applications. Additional output filtering may be required by the system designer, if further reduction of output ripple or dynamic transient spike is required. Refer to Table 2 for an output capacitance matrix for each output voltage Droop, peak to peak deviation and recovery time during a 5A/µs transient with a specific output capacitance.

Fault Conditions: Current Limit and Over current Foldback

The LTM4600 has a current mode controller, which inherently limits the cycle-by-cycle inductor current not only in steady state operation, but also in transient.

To further limit current in the event of an over load condition, the LTM4600 provides foldback current limiting. If the output voltage falls by more than 50%, then the maximum output current is progressively lowered to about one sixth of its full current limit value.

V_{IN} to V_{OUT} Step-Down Ratios

There are restrictions in the maximum V_{IN} to V_{OUT} step down ratio that can be achieved for a given input voltage. These constraints are shown in V_{IN} to V_{OUT} Step-Down Ratio in the the Typical Performance Characteristics section. Note that additional thermal derating may apply. See the Thermal Considerations and Output Current Derating sections of this data sheet.

Soft-Start and Latchoff with the RUN/SS pin

The RUN/SS pin provides a means to shut down the LTM4600 as well as a timer for soft-start and over-current latchoff. Pulling the RUN/SS pin below 0.8V puts the LTM4600 into a low quiescent current shutdown (IQ \leq 75µA). Releasing the pin allows an internal 1.2µA current source to charge up the timing capacitor CSS. Inside LTM4600, there is an internal 1000pF capacitor from RUN/SS pin to ground. If RUN/SS pin has an external capacitor CSS_EXT to ground, the delay before starting is about:

$$t_{\text{DELAY}} = \frac{1.5\text{V}}{1.2\mu\text{A}} \bullet (\text{C}_{\text{SS}_{\text{EXT}}} + 1000\text{pF})$$

When the voltage on RUN/SS pin reaches 1.5V, the LTM4600 internal switches are operating with a clamping of the maximum output inductor current limited by the RUN/SS pin total soft-start capacitance. As the RUN/SS pin voltage rises to 3V, the soft-start clamping of the inductor current is released.

After the controller has been started and given adequate time to charge up the output capacitor, C_{SS} is used as a short-circuit timer. After the RUN/SS pin charges above 4V, if the output voltage falls below 75% of its regulated value, then a short-circuit fault is assumed. A 1.8µA current then begins discharging C_{SS} . If the fault condition persists until the RUN/SS pin drops to 3.5V, then the controller turns off both power MOSFETs, shutting down the converter permanently. The RUN/SS pin must be actively pulled down to ground in order to restart operation.

The over-current protection timer requires the soft-start timing capacitor C_{SS} be made large enough to guarantee that the output is in regulation by the time C_{SS} has reached the 4V threshold. In general, this will depend upon the size of the output capacitance, output voltage and load current characteristic. A minimum external soft-start capacitor can be estimated from:

$$C_{SS_EXT} + 1000 pF > \frac{C_{OUT} \bullet V_{OUT}}{10 kV}$$

Generally $0.1\mu F$ is more than sufficient.



Table 2. Output Voltage Response Versus Component Matrix (Refer to Figure 18)

TYPICAL MEASURED VALUES

C _{out1} vendors	PART NUMBER	C _{OUT2} VENDORS	PART NUMBER
TDK	C4532X5R0J107MZ (100µF,6.3V)	SANYO POSCAP	6TPE330MIL (330µF, 6.3V)
TAIYO YUDEN	JMK432BJ107MU-T (100μF, 6.3V)	SANYO POSCAP	2R5TPE470M9 (470µF, 2.5V)
TAIYO YUDEN	JMK316BJ226ML-T501 (22µF, 6.3V)	SANYO POSCAP	4TPE470MCL (470µF, 4V)

V _{OUT} (V)	C _{in} (Ceramic)	C _{IN} (BULK)	C _{out1} (Ceramic)	C _{OUT2} (BULK)	C _{COMP}	C3	V _{IN} (V)	DROOP (mV)	PEAK TO PEAK (mV)	RECOVERY TIME (µs)	LOAD STEP (A/µs)
1.2	$2 \times 10 \mu F 25 V$	150µF 35V	3 × 22µF 6.3V	470µF 4V	NONE	100pF	5	35	68	25	5
1.2	$2 \times 10 \mu F 25 V$	150µF 35V	1 × 100µF 6.3V	470µF 2.5V	NONE	100pF	5	35	70	20	5
1.2	2 × 10µF 25V	150µF 35V	2 × 100µF 6.3V	330µF 6.3V	NONE	100pF	5	40	80	20	5
1.2	2 × 10µF 25V	150µF 35V	4 × 100µF 6.3V	NONE	NONE	100pF	5	49	98	20	5
1.2	2 × 10µF 25V	150µF 35V	3 × 22µF 6.3V	470µF 4V	NONE	100pF	12	35	68	25	5
1.2	2 × 10µF 25V	150µF 35V	1 × 100µF 6.3V	470µF 2.5V	NONE	100pF	12	35	70	20	5
1.2	2 × 10µF 25V	150µF 35V	2 × 100µF 6.3V	330µF 6.3V	NONE	100pF	12	40	80	20	5
1.2	2 × 10µF 25V	150µF 35V	4 × 100µF 6.3V	NONE	NONE	100pF	12	49	98	20	5
1.5	2 × 10µF 25V	150µF 35V	3 × 22µF 6.3V	470µF 4V	NONE	100pF	5	36	75	25	5
1.5	2 × 10µF 25V	150µF 35V	1 × 100µF 6.3V	470µF 2.5V	NONE	100pF	5	37	79	20	5
1.5	2 × 10µF 25V	150µF 35V	2 × 100µF 6.3V	330µF 6.3V	NONE	100pF	5	44	84	20	5
1.5	2 × 10µF 25V	150µF 35V	4 × 100µF 6.3V	NONE	NONE	100pF	5	61	118	20	5
1.5	2 × 10µF 25V	150µF 35V	3 × 22µF 6.3V	470µF 4V	NONE	100pF	12	36	75	25	5
1.5	2 × 10µF 25V	150µF 35V	1 × 100µF 6.3V	470µF 2.5V	NONE	100pF	12	37	79	20	5
1.5	2 × 10µF 25V	150µF 35V	2 × 100µF 6.3V	330µF 6.3V	NONE	100pF	12	44	89	20	5
1.5	2 × 10µF 25V	150µF 35V	4 × 100µF 6.3V	NONE	NONE	100pF	12	54	108	20	5
1.8	2 × 10µF 25V	150µF 35V	3 × 22µF 6.3V	470µF 4V	NONE	100pF	5	40	81	30	5
1.8	2 × 10µF 25V	150µF 35V	1 × 100µF 6.3V	470µF 2.5V	NONE	100pF	5	44	88	20	5
1.8	2 × 10µF 25V	150µF 35V	2 × 100µF 6.3V	330µF 6.3V	NONE	100pF	5	46	91	20	5
1.8	2 × 10µF 25V	150µF 35V	4 × 100µF 6.3V	NONE	NONE	100pF	5	62	128	20	5
1.8	2 × 10µF 25V	150µF 35V	3 × 22µF 6.3V	470µF 4V	NONE	100pF	12	40	81	30	5
1.8	2 × 10µF 25V	150µF 35V	1 × 100µF 6.3V	470µF 2.5V	NONE	100pF	12	44	85	20	5
1.8	2 × 10µF 25V	150µF 35V	2 × 100µF 6.3V	330µF 6.3V	NONE	100pF	12	44	91	20	5
1.8	2 × 10µF 25V	150µF 35V	4 × 100µF 6.3V	NONE	NONE	100pF	12	62	125	20	5
2.5	2 × 10µF 25V	150µF 35V	1 × 100µF 6.3V	470µF 4V	NONE	100pF	5	48	103	30	5
2.5	2 × 10µF 25V	150µF 35V	2 × 100µF 6.3V	330µF 6.3V	NONE	100pF	5	56	113	30	5
2.5	2 × 10µF 25V	150µF 35V	3 × 22µF 6.3V	470µF 4V	NONE	100pF	5	57	116	30	5
2.5	2 × 10µF 25V	150µF 35V	4 × 100µF 6.3V	NONE	NONE	100pF	5	60	115	25	5
2.5	2 × 10µF 25V	150µF 35V	1 × 100µF 6.3V	470µF 4V	NONE	100pF	12	48	103	30	5
2.5	2 × 10µF 25V	150µF 35V	3 × 22µF 6.3V	470µF 4V	NONE	100pF	12	51	102	30	5
2.5	2 × 10µF 25V	150µF 35V	2 × 100µF 6.3V	330µF 6.3V	NONE	100pF	12	56	113	30	5
2.5	2 × 10µF 25V	150µF 35V	4 × 100µF 6.3V	NONE	NONE	100pF	12	70	159	25	5
3.3	2 × 10µF 25V	150µF 35V	2 × 100µF 6.3V	330µF 6.3V	NONE	100pF	7	64	126	30	5
3.3	2 × 10µF 25V	150µF 35V	1 × 100µF 6.3V	470µF 4V	NONE	100pF	7	66	132	30	5
3.3	2 × 10µF 25V	150µF 35V	3 × 22µF 6.3V	470µF 4V	NONE	100pF	7	82	166	35	5
3.3	2 × 10µF 25V	150µF 35V	4 × 100µF 6.3V	NONE	NONE	100pF	7	100	200	25	5
3.3	2 × 10µF 25V	150µF 35V	1 × 100µF 6.3V	470µF 4V	NONE	100pF	12	52	106	30	5
3.3	2 × 10µF 25V	150µF 35V	3 × 22µF 6.3V	470µF 4V	NONE	100pF	12	64	129	35	5
3.3	2 × 10µF 25V	150µF 35V	2 × 100µF 6.3V	330µF 6.3V	NONE	100pF	12	64	126	30	5
3.3	2 × 10µF 25V	150µF 35V	4 × 100µF 6.3V	NONE	NONE	100pF	12	76	144	25	5
5	2 × 10µF 25V	150µF 35V	4 × 100µF 6.3V	NONE	NONE	100pF	15	188	375	25	5
5	2 × 10µF 25V	150µF 35V	4 × 100µF 6.3V	NONE	NONE	100pF	20	159	320	25	5





Since the load current is already limited by the current mode control and current foldback circuitry during a short circuit, over-current latchoff operation is NOT always needed or desired, especially if the output has a large amount of capacitance or the load draws huge currents during start up. The latchoff feature can be overridden by a pull-up current greater than 5µA but less than 80µA to the RUN/SS pin. The additional currents prevents the discharge of C_{SS} during a fault and also shortens the soft-start period. Using a resistor from RUN/SS pin to V_{IN} is a simple solution to defeat latchoff. Any pull-up network must be able to maintain RUN/SS above 4V maximum latchoff threshold and overcome the 4µA maximum discharge current. With a pull-up resistor, the delay before starting is approximately:

$$\begin{split} t_{\text{DELAY}} &= -R_{\text{RUN/SS}} \bullet \left(C_{\text{SS}_\text{EXT}} + 1000 \text{pF} \right) \\ &\bullet \text{In} \left(1 - \frac{1.5 \text{V}}{\text{V}_{\text{IN}} + \left(1.2 \mu \text{A} \bullet \text{R}_{\text{RUN/SS}} \right)} \right) \end{split}$$

Figure 3 shows a conceptual drawing of V_{RUN} during startup and short circuit.

Enable

The RUN/SS pin can be driven from logic as shown in Figure 5. This function allows the LTM4600 to be turned on or off remotely. The $\overline{\text{ON}}$ signal can also control the sequence of the output voltage.




Figure 3. RUN/SS Pin Voltage During Startup and Short-Circuit Protection




Figure 4. Defeat Short-Circuit Latchoff with a Pull-Up Resistor to $\ensuremath{\text{V}_{\text{IN}}}$

Figure 5. Enable Circuit with External Logic



Output Voltage Tracking

For the applications that require output voltage tracking, several LTM4600 modules can be programmed by the power supply tracking controller such as the LTC2923. Figure 6 shows a typical schematic with LTC2923. Coincident, ratiometric and offset tracking for V_0 rising and falling can be implemented with different sets of resistor values. See the LTC2923 data sheet for more details.




Figure 6. Output Voltage Tracking with the LTC2923 Controller

EXTV_{CC} Connection

An internal low dropout regulator produces an internal 5V supply that powers the control circuitry and FET drivers. Therefore, if the system does not have a 5V power rail, the LTM4600 can be directly powered by $V_{\rm IN}$. The gate driver current through LDO is about 18mA. The internal LDO power dissipation can be calculated as:

 $P_{LDO_LOSS} = 18mA \bullet (V_{IN} - 5V)$

The LTM4600 also provides an external gate driver voltage pin EXTV_{CC}. If there is a 5V rail in the system, it is recommended to connect EXTV_{CC} pin to the external 5V rail. Whenever the EXTV_{CC} pin is above 4.7V, the internal 5V LDO is shut off and an internal 50mA P-channel switch connects the EXTV_{CC} to internal 5V. Internal 5V is supplied from EXTV_{CC} until this pin drops below 4.5V. Do not apply more than 6V to the EXTV_{CC} pin and ensure that EXTV_{CC} < V_{IN} . The following list summaries the possible connections for EXTV_{CC}:

1. EXTV_{CC} grounded. Internal 5V LDO is always powered from the internal 5V regulator.

2. EXTV_{CC} connected to an external supply. Internal LDO is shut off. A high efficiency supply compatible with the MOSFET gate drive requirements (typically 5V) can improve overall efficiency. With this connection, it is always required that the EXTV_{CC} voltage can not be higher than V_{IN} pin voltage.

Discontinuous Operation and FCB Pin

The FCB pin determines whether the internal bottom MOSFET remains on when the inductor current reverses. There is an internal 4.75k pull-down resistor connecting this pin to ground. The default light load operation mode is forced continuous (PWM) current mode. This mode provides minimum output voltage ripple.

In the application where the light load efficiency is important, tying the FCB pin above 0.6V threshold enables discontinuous operation where the bottom MOSFET turns off when inductor current reverses. Therefore, the conduction loss is minimized and light load efficiency is improved. The penalty is that the controller may skip cycle and the output voltage ripple increases at light load.

Paralleling Operation with Load Sharing

Two or more LTM4600 modules can be paralleled to provide higher than 10A output current. Figure 7 shows the necessary interconnection between two paralleled modules. The OPTI-LOOP[®] current mode control ensures good current sharing among modules to balance the thermal stress. The new feedback equation for two or more LTM4600s in parallel is:

$$V_{OUT} = 0.6V \bullet \frac{\frac{100k}{N} + R_{SET}}{R_{SET}}$$

where N is the number of LTM4600s in parallel.






Figure 7. Parallel Two μ Modules with Load Sharing

Thermal Considerations and Output Current Derating

The power loss curves in Figures 8 and 13 can be used in coordination with the load current derating curves in Figures 9 to 12, and Figures 14 to 15 for calculating an approximate θ_{JA} for the module with various heat sinking methods. Thermal models are derived from several

Table 3. 1.5V Output

temperature measurements at the bench, and thermal modeling analysis. Application Note 103 provides a detailed explanation of the analysis for the thermal models, and the derating curves. Tables 3 and 4 provide a summary of the equivalent θ_{JA} for the noted conditions. These equivalent θ_{JA} parameters are correlated to the measured values, and improve with air-flow. The case temperature is maintained at 100°C or below for the derating curves. This allows for 4W maximum power dissipation in the total module with top and bottom heat sinking, and 2W power dissipation through the top of the module with an approximate θ_{JC} between 6°C/W to 9°C/W. This equates to a total of 124°C at the junction of the device.

Safety Considerations

The LTM4600 modules do not provide isolation from V_{IN} to V_{OUT} . There is no internal fuse. If required, a slow blow fuse with a rating twice the maximum input current should be provided to protect each unit from catastrophic failure.


DERATING CURVE	V _{IN} (V)	POWER LOSS CURVE	AIR FLOW (LFM)	HEAT SINK	θ JA (°C/W)
Figures 9, 11	5, 12	Figure 8	0	None	15.2
Figures 9, 11	5, 12	Figure 8	200	None	14
Figures 9, 11	5, 12	Figure 8	400	None	12
Figures 10, 12	5, 12	Figure 8	0	BGA Heat Sink	13.9
Figures 10, 12	5, 12	Figure 8	200	BGA Heat Sink	11.3
Figures 10, 12	5, 12	Figure 8	400	BGA Heat Sink	10.25


Table 4. 3.3V Output

DERATING CURVE	V _{IN} (V)	POWER LOSS CURVE	AIR FLOW (LFM)	HEAT SINK	θ _{JA} (°C/W)
Figure 14	12	Figure 13	0	None	15.2
Figure 14	12	Figure 13	200	None	14.6
Figure 14	12	Figure 13	400	None	13.4
Figure 15	12	Figure 13	0	BGA Heat Sink	13.9
Figure 15	12	Figure 13	200	BGA Heat Sink	11.1
Figure 15	12	Figure 13	400	BGA Heat Sink	10.5



4600f








Figure 8. Power Loss vs Load Current

10







Figure 10. BGA Heat Sink






Figure 11. No Heat Sink



Figure 13. Power Loss vs Load Current





Figure 14. No Heat Sink











Layout Checklist/Example

The high integration of the LTM4600 makes the PCB board layout very simple and easy. However, to optimize its electrical and thermal performance, some layout considerations are still necessary.

- Use large PCB copper areas for high current path, including $V_{\text{IN}},$ PGND and $V_{\text{OUT}}.$ It helps to minimize the PCB conduction loss and thermal stress
- Place high frequency ceramic input and output capacitors next to the V_{IN}, PGND and V_{OUT} pins to minimize high frequency noise
- Place a dedicated power ground layer underneath
 the unit
- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers
- Do not put a via directly on pad unless it is capped
- Use a separated SGND ground copper area for components connected to signal pins. Connect the SGND to PGND underneath the unit

Figure 16 gives a good example of the recommended layout.

LTM4600 Frequency Adjustment

The LTM4600 is designed to typically operate at 850kHz across most input and output conditions. The control architecture is constant on time valley mode current control. The f_{AD,I} pin is typically left open or decoupled with an optional 1000pF capacitor. The switching frequency has been optimized to maintain constant output ripple over the operating conditions. The equations for setting the operating frequency are set around a programmable constant on time. This on time is developed by a programmable current into an on board 10pF capacitor that establishes a ramp that is compared to a voltage threshold equal to the output voltage up to a 2.4V clamp. This I_{ON} current is equal to: I_{ON} $= (V_{IN} - 0.7V)/110k$, with the 110k onboard resistor from V_{IN} to $f_{AD,I}$. The on time is equal to $t_{ON} = (V_{OUT}/I_{ON}) \cdot 10 \text{ pF}$ and $t_{OFF} = t_s - t_{ON}$. The frequency is equal to: Freq. = DC/ t_{ON} . The I_{ON} current is proportional to V_{IN} , and the regulator duty cycle is inversely proportional to V_{IN}, therefore the step-down regulator will remain relatively constant frequency as the duty cycle adjustment takes place with lowering V_{IN} . The on time is proportional to V_{OUT} up to a 2.4V clamp. This will hold frequency relatively constant with different output voltages up to 2.4V. The regulator switching period is comprised of the on time and off time as depicted in Figure 17.




Figure 16. Recommended PCB Layout



4600fc




Figure 17. LTM4600 Switching Period

The LTM4600 has a minimum (t_{ON}) on time of 100 nanoseconds and a minimum (t_{OFF}) off time of 400 nanoseconds. The 2.4V clamp on the ramp threshold as a function of V_{OUT} will cause the switching frequency to increase by the ratio of V_{OUT}/2.4V for 3.3V and 5V outputs. This is due to the fact the on time will not increase as V_{OUT} increases past 2.4V. Therefore, if the nominal switching frequency is 850kHz, then the switching frequency will increase to ~1.2MHz for 3.3V, and ~1.7MHz for 5V outputs due to Frequency = (DC/t_{ON}) When the switching frequency increases to 1.2MHz, then the time period t_S is reduced to ~833 nanoseconds and at 1.7MHz the switching period reduces to ~588 nanoseconds. When higher duty cycle conversions like 5V to 3.3V and 12V to 5V need to be accommodated, then the switching frequency can be lowered to alleviate the violation of the 400ns minimum off time. Since the total switching period is $t_{S} = t_{ON} + t_{OFF}$, t_{OFF} will be below the 400ns minimum off time. A resistor from the f_{ADJ} pin to ground can shunt current away from the on time generator, thus allowing for a longer on time and a lower switching frequency. 12V to 5V and 5V to 3.3V derivations are explained in the data sheet to lower switching frequency and accommodate these step-down conversions.

Equations for setting frequency for 12V to 5V:

 $I_{ON} = (V_{IN} - 0.7V)/110k; I_{ON} = 103\mu A$

frequency = $(I_{ON}/[2.4V \bullet 10pF]) \bullet DC = 1.79MHz;$ DC = duty cycle, duty cycle is (V_{OUT}/V_{IN})

 $t_S = t_{ON} + t_{OFF}$, $t_{ON} =$ on-time, $t_{OFF} =$ off-time of the switching period; $t_S = 1/f$ requency

 t_{OFF} must be greater than 400ns, or $t_S - t_{ON} > 400$ ns.

 $t_{ON} = DC \bullet t_S$

1MHz frequency or 1 μ s period is chosen for 12V to 5V.

t_{ON} = 0.41 • 1µs ≅ 410ns

 $t_{OFF} = 1 \mu s - 410 ns \cong 590 ns$

 $t_{\mbox{ON}}$ and $t_{\mbox{OFF}}$ are above the minimums with adequate guard band.

Using the frequency = $(I_{ON}/[2.4V \cdot 10pF]) \cdot DC$, solve for $I_{ON} = (1MHz \cdot 2.4V \cdot 10pF) \cdot (1/0.41) \approx 58\mu A$. I_{ON} current calculated from 12V input was $103\mu A$, so a resistor from f_{ADJ} to ground = $(0.7V/15k) = 46\mu A$. $103\mu A - 46\mu A = 57\mu A$, sets the adequate I_{ON} current for proper frequency range for the higher duty cycle conversion of 12V to 5V. Input voltage range is limited to 9V to 16V. Higher input voltages can be used without the 15k on f_{ADJ} . The inductor ripple current gets too high above 16V, and the 400ns minimum off-time is limited below 9V.

Equations for setting frequency for 5V to 3.3V:

 $I_{ON} = (V_{IN} - 0.7V)/110k; I_{ON} = 39\mu A$

frequency = $(I_{ON}/[2.4V \cdot 10pF]) \cdot DC = 1.07MHz;$ DC = duty cycle, duty cycle is (V_{OUT}/V_{IN})

 $t_S = t_{ON} + t_{OFF}$, $t_{ON} = DC \bullet t_S$, $t_{OFF} = off$ -time of the switching period; $t_S = 1/f$ requency

 t_{OFF} must be greater than 400ns, or $t_S - t_{ON} > 400$ ns.

The ~450kHz frequency or 2.22 μ s period is chosen for 5V to 3.3V. Frequency range is about 450kHz to 650kHz from 4.5V to 7V input.


 $t_{ON} = 0.66 \bullet 2.22 \mu s \cong 1.46 \mu s$

 $t_{OFF} = 2.22 \mu s - 1.46 \mu s \cong 760 ns$


 $t_{\mbox{ON}}$ and $t_{\mbox{OFF}}$ are above the minimums with adequate guard band.

Using the frequency = $(I_{ON}/[2.4V \cdot 10pF]) \cdot DC$, solve for $I_{ON} = (450 \text{kHz} \cdot 2.4V \cdot 10pF) \cdot (1/0.66) \approx 16 \mu \text{A}$. I_{ON} current calculated from 5V input was $39 \mu \text{A}$, so a resistor from f_{ADJ} to ground = $(0.7V/30.1 \text{k}) = 23 \mu \text{A}$. $39 \mu \text{A} - 23 \mu \text{A} = 16 \mu \text{A}$, sets the adequate I_{ON} current for proper frequency range for the higher duty cycle conversion of 5V to 3.3V. Input voltage range is limited to 4.5V to 7V. Higher input voltages can be used without the 30.1k on f_{ADJ} . The inductor ripple current gets too high above 7V, and the 400ns minimum off-time is limited below 4.5V.





 V_{IN} to V_{OUT} Step-Down Ratio for $12V_{IN}$ to $5V_{OUT}$ and $5V_{IN}$ to $3.3V_{OUT}$





TYPICAL APPLICATION




Figure 18. Typical Application, 5V to 20V Input, 0.6V to 5V Output, 10A Max








TYPICAL APPLICATION


Parallel Operation and Load Sharing





PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.







PACKAGE DESCRIPTION

PIN NAME A1 -B1 V_{IN} C1 -D1 VIN E1 -F1 V_{IN} G1 PGND H1 -A2 B2 F2 G2 C2 D2 E2 H2 --------B3 C3 F3 A3 VIN --D3 _ E3 _ G3 -H3 -_ A4 Β4 C4 -F4 --D4 -E4 --G4 -H4 -A5 V_{IN} B5 -C5 -D5 E5 F5 -G5 -H5 ---A6 -B6 -C6 -D6 -E6 -F6 -G6 -H6 -Α7 B7 -C7 -D7 -E7 F7 -G7 H7 PGND V_{IN} --A8 -B8 -C8 -D8 -E8 -F8 G8 -H8 --PGND C9 E9 F9 G9 H9 A9 B9 D9 VIN ------C10 V_{IN} E10 V_{IN} A10 -B10 -D10 -F10 -G10 -H10 -A11 VIN B11 -C11 D11 -E11 F11 -G11 -H11 PGND --A12 B12 C12 V_{IN} D12 -F12 G12 -H12 E12 V_{IN} ----A13 V_{IN} F13 -H13 PGND B13 -C13 -D13 -E13 -G13 -E14 V_{IN} C14 V_{IN} A14 B14 -D14 -F14 -G14 -H14 --A15 f_{ADJ} D15 -B15 -C15 -E15 F15 -G15 -H15 PGND -A16 B16 -C16 -D16 -E16 -F16 -G16 -H16 --A17 SV_{IN} B17 -C17 -D17 -E17 -F17 -G17 -H17 PGND A18 B18 -C18 -D18 -E18 -F18 G18 -H18 -A19 EXTV_{CC} B19 -C19 -D19 -E19 -F19 -G19 -H19 -A20 B20 -C20 -D20 -E20 -F20 -G20 -H20 --A21 V_{OSET} B21 -C21 -D21 -E21 -F21 -G21 -H21 -H22 -A22 B22 -C22 -D22 -E22 -F22 -G22 --A23 -B23 COMP C23 -D23 SGND E23 -F23 RUN/SS G23 FCB H23 -

PI	N NAME	PI	N NAME	PI	N NAME	PIN	NAME	PII	N NAME	PII	NAME	PI	N NAME	PI	N NAME
J1	PGND	K1	-	L1	-	M1	-	N1	-	P1	-	R1	-	T1	-
J2	-	K2	-	L2	PGND	M2	PGND	N2	PGND	P2	V _{OUT}	R2	V _{OUT}	T2	V _{OUT}
J3	-	K3	-	L3	-	M3	-	N3	-	P3	-	R3	-	T3	-
J4	-	K4	-	L4	PGND	M4	PGND	N4	PGND	P4	V _{OUT}	R4	V _{OUT}	T4	V _{OUT}
J5	-	K5	-	L5	-	M5	-	N5	-	P5	-	R5	-	T5	-
J6	-	K6	-	L6	PGND	M6	PGND	N6	PGND	P6	V _{OUT}	R6	V _{OUT}	T6	V _{OUT}
J7	-	K7	PGND	L7	-	M7	-	N7	-	P7	-	R7	-	T7	-
J8	-	K8		L8	PGND	M8	PGND	N8	PGND	P8	V _{OUT}	R8	V _{OUT}	T8	V _{OUT}
J9	-	K9	PGND	L9	-	M9	-	N9	-	P9	-	R9	-	T9	-
J10	-	K10		L10	PGND	M10	PGND	N10	PGND	P10	V _{OUT}	R10	V _{OUT}	T10	V _{OUT}
J11	-	K11	PGND	L11	-	M11	-	N11	-	P11	-	R11	-	T11	-
J12	-	K12	-	L12	PGND	M12	PGND	N12	PGND	P12	V _{OUT}	R12	V _{OUT}	T12	V _{OUT}
J13	-	K13	PGND	L13	-	M13	-	N13	-	P13	-	R13	-	T13	-
J14	-	K14	-	L14	PGND	M14	PGND	N14	PGND	P14	V _{OUT}	R14	V _{OUT}	T14	V _{OUT}
J15	-	K15	PGND	L15	-	M15	-	N15	-	P15	-	R15	-	T15	-
J16	-	K16	-	L16	PGND	M16	PGND	N16	PGND	P16	V _{OUT}	R16	V _{OUT}	T16	V _{OUT}
J17	-	K17	PGND	L17	-	M17	-	N17	-	P17	-	R17	-	T17	-
J18	-	K18	-	L18	PGND	M18	PGND	N18	PGND	P18	V _{OUT}	R18	V _{OUT}	T18	V _{OUT}
J19	-	K19	-	L19	-	M19	-	N19	-	P19	-	R19	-	T19	-
J20	-	K20	-	L20	PGND	M20	PGND	N20	PGND	P20	V _{OUT}	R20	V _{OUT}	T20	V _{OUT}
J21	-	K21	-	L21	-	M21	-	N21	-	P21	-	R21	-	T21	-
J22	-	K22	-	L22	PGND	M22	PGND	N22	PGND	P22	V _{OUT}	R22	V _{OUT}	T22	V _{OUT}
J23	PGOOD	K23	-	L23	-	M23	-	N23	-	P23	-	R23	-	T23	-

Pin Assignment Tables (Arranged by Pin Number)



PACKAGE DESCRIPTION

Pin Assignment Tables (Arranged by Pin Number)

PIN	NAME
G1	PGND
H7 H9 H11 H13 H15 H17	PGND PGND PGND PGND PGND PGND
J1	PGND
K7 K9 K11 K13 K15 K17	PGND PGND PGND PGND PGND PGND
L2 L4 L6 L8 L10 L12 L14 L16 L18 L20 L22	PGND PGND PGND PGND PGND PGND PGND PGND
M2 M4 M6 M8 M10 M12 M14 M16 M18 M20 M22	PGND PGND PGND PGND PGND PGND PGND PGND
N2 N4 N6 N10 N12 N14 N16 N18 N20 N22	PGND PGND PGND PGND PGND PGND PGND PGND

PIN NAME		
P2 P4 P6 P8 P10 P12 P14 P16 P18 P20 P22	Vout Vout Vout Vout Vout Vout Vout Vout	
R2 R4 R6 R10 R12 R14 R16 R18 R20 R22	Vout Vout Vout Vout Vout Vout Vout Vout	
T2 T4 T6 T8 T10 T12 T14 T16 T18 T20 T22	Vout Vout Vout Vout Vout Vout Vout Vout	

PIN NAME	
A3 A5 A7	V _{IN} V _{IN} V _{IN}
A9 A11 A13	V _{IN} V _{IN} V _{IN}
B1	V _{IN}
C10 C12 C14	V _{IN} V _{IN} V _{IN}
D1	V _{IN}
E10 E12 E14	V _{IN} V _{IN} V _{IN}
F1	V _{IN}

PIN NAME		
A15	f _{ADJ}	
A17	SVIN	
A19	EXTV _{CC}	
A21	V _{OSET}	
B23	COMP	
D23	SGND	
F23	RUN/SS	
G23	FCB	
J23	PGOOD	




REVISION HISTORY (Revision history begins at Rev D)

REV	DATE	DESCRIPTION	PAGE NUMBER
D	6/14	Updated Order Information table.	2
		Updated RUN/SS pin description.	7
		Updated Soft-Start section.	13





TYPICAL APPLICATION



1.8V, 10A Regulator

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTM4649	16V _{IN} , 10A Step-Down µModule Regulator	$4.5V \le V_{IN} \le 16V, 0.6V \le V_{OUT} \le 3.3V, PLL$ Input, Remote Sense Amplifier, V_{OUT} tracking, 9mm \times 15mm \times 4.92mm BGA
LTM4641	38V _{IN} , 10A Step-Down µModule Regulator with Advanced Input & Load Protection	$4.5V \leq V_{IN} \leq 38V$, 0.6V $\leq V_{OUT} \leq 6V$, Adjustable Protection Trip Thresholds for Many Faults: (Output Overvoltage, Input Overvoltage, Input Undervoltage, Overtemperature), 15mm \times 15mm \times 5.01mm BGA
LTM4633	Triple 10A, 16V _{IN} Step-Down DC/DC µModule Regulator	$4.7V \le V_{IN} \le 16V$, $0.8V \le V_{OUT1,2} \le 1.8V$, $0.8V \le V_{OUT3} \le 5.5V$, PLL input, V_{OUT} Soft-Start and Tracking, PGOOD, Internal Temperature Monitor, $15mm \times 15mm \times 5.01mm$ BGA
LTM4627	20V _{IN} , 15A DC/DC Step-Down µModule Regulator	$4.5V \le V_{IN} \le 20V, \ 0.6V \le V_{OUT} \le 5V, \ PLL \ Input, \ V_{OUT}$ Tracking, Remote Sense Amplifier, 15mm \times 15mm \times 4.32mm LGA or 15mm \times 15mm \times 4.92mm BGA
LTM4611	1.5V _{IN(MIN)} , 15A DC/DC Step-Down µModule Regulator	$1.5V \le V_{IN} \le 5.5V, 0.8V \le V_{OUT} \le 5V,$ PLL Input, Remote Sense Amplifier, V_{OUT} Tracking, 15mm \times 15mm \times 4.32mm LGA
LTM4613	36V _{IN} , 8A EN55022 Class B DC/DC Step-Down μModule Regulator	$5V \le V_{IN} \le 36V, 3.3V \le V_{OUT} \le 15V, PLL$ Input, V_{OUT} Tracking and Margining, 15mm \times 15mm \times 4.32mm LGA
LTM8061	32V, 2A Step-Down µModule Battery Charger with Programmable Input Current Limit	Compatible with Single Cell or Dual Cell Li-Ion or Li-Poly Battery Stacks (4.1V, 4.2V, 8.2V, or 8.4V), 4.95V \leq V _{IN} \leq 32V, C/10 or Adjustable Timer Charge Termination, NTC Resistor Monitor Input, 9mm \times 15mm \times 4.32mm LGA
LTM8045	Inverting or SEPIC µModule DC/DC Converter with Up to 700mA Output Current	$2.8V \le V_{IN} \le 18V, \pm 2.5V \le V_{OUT} \le \pm 15V$, Synchronizable, No Derating or Logic Level Shift for Control Inputs When Inverting, 6.25mm \times 11.25mm \times 4.92mm BGA
LTM8048	1.5W, 725VDC Galvanically Isolated µModule Converter with LDO Post Regulator	$3.1V \le V_{IN} \le 32V, 2.5V \le V_{OUT} \le 12V, 1mV_{P-P}$ Output Ripple, Internal Isolated Transformer, 9mm \times 11.25mm \times 4.92mm BGA
LTC2977	8-Channel PMBus Power System Manager	0.25% TUE 16-Bit ADC, Voltage/Temperature Monitoring and Supervision
LTC2974	4-Channel PMBus Power System Manager	0.25% TUE 16-Bit ADC, Voltage/Current/Temperature Monitoring and Supervision

This product contains technology licensed from Silicon Semiconductor Corporation. **Silicon Semiconductor**[®] 4600fd



LT 0614 REV D · PRINTED IN USA