Supertex inc.



P-Channel Enhancement-Mode Vertical DMOS FET

Features

- Low threshold (-2.4V max.)
- High input impedance
- Low input capacitance (85pF typical)
- Fast switching speeds
- Low on-resistance
- Free from secondary breakdown
- Low input and output leakage

Applications

- Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers
- **Telecom switches**

Ordering Information

General Description

This low threshold, enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex's well-proven, silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Product Summary

Part Number	Package Option	Packing	В
TP0620N3-G	3-Lead TO-92	1000/Bag	
TP0620N3-G P002			
TP0620N3-G P003			Pi
TP0620N3-G P005	3-Lead TO-92	2000/Reel	
TP0620N3-G P013			
TP0620N3-G P014			
C denotes a load (Dh) from (Da	US compliant pockage		

 -G denotes a lead (Pb)-free / RoHS compliant package. Contact factory for Wafer / Die availablity. Devices in Wafer / Die form are lead (Pb)-free / RoHS compliant.

Absolute Maximum Ratings

Parameter	Value
Drain-to-source voltage	BV _{DSS}
Drain-to-gate voltage	BV _{DGS}
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to +150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.


R_{DS(ON)} D(ON) V_{DSS}/BV_{DGS} (max) (min) -200V 12Ω -0.75A

in Configuration





Product Marking



Package may or may not include the following marks: Si or

TO-92

Typical Thermal Resistance

7 1	
Package	θ _{ja}
TO-92	132°C/W

 $V_{GS(th)}$

(max)

-2.4V

TP0620

Thermal Characteristics

Package	Ι _D (continuous) [†]	Ι _D (pulsed)	Power Dissipation @T _A = 25°C		I _{DRM}	
TO-92	-175mA	-800mA	1.0W	-175mA	-800mA	

Notes:

 $\uparrow I_{D}$ (continuous) is limited by max rated T_{i} .

Electrical Characteristics ($T_A = 25^{\circ}C$ unless otherwise specified)


Sym	Parameter	Min	Тур	Max	Units	Conditions	
BV _{DSS}	Drain-to-source breakdown voltage	-200	-	-	V	V _{GS} = 0V, I _D = -2.0mA	
V _{GS(th)}	Gate threshold voltage	-1.0	-	-2.4	V	$V_{GS} = V_{DS}, I_{D} = -1.0 \text{mA}$	
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with temperature	-	-	-4.5	mV/ºC	$V_{GS} = V_{DS}, I_{D} = -1.0 \text{mA}$	
I _{GSS}	Gate body leakage	-	-	-100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
		-	-	-10	μA	V_{GS} = 0V, V_{DS} = Max Rating	
I _{DSS}	Zero gate voltage drain current	-	-	-1.0	mA	$V_{_{DS}} = 0.8$ Max Rating, $V_{_{GS}} = 0V$, $T_{_{A}} = 125^{\circ}C$	
	ON-state drain current	-0.25	-	-	А	V _{GS} = -5.0V, V _{DS} = -25V	
D(ON)		-0.75	-	-	A	V _{GS} = -10V, V _{DS} = -25V	
D	Static drain-to-source on-state resistance	-	9.0	15	Ω	V _{GS} = -5.0V, I _D = -100mA	
R _{DS(ON)}		-	7.0	12	32	V _{GS} = -10V, I _D = -200mA	
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with temperature	-	-	1.7	%/°C	V _{GS} = -10V, I _D = -200mA	
G _{FS}	Forward transductance	100	150	-	mmho	V _{DS} = -25V, I _D = -400mA	
C _{ISS}	Input capacitance	-	85	150		V _{GS} = 0V,	
C _{oss}	Common source output capacitance	-	30	85	pF	V _{DS} = -25V,	
C _{RSS}	Reverse transfer capacitance	-	10	35		f = 1.0MHz	
t _{d(ON)}	Turn-on delay time	-	-	10			
t _r	Rise time	-	-	15	ns	V _{DD} = -25V, I _D = -750mA,	
t _{d(OFF)}	Turn-off delay time		-	20	115	$R_{GEN} = 25\Omega$	
t _r	Fall time	-	-	16		GEN	
V _{SD}	Diode forward voltage drop	-	-	-1.8	V	V _{GS} = 0V, I _{SD} = -500mA	
t _{rr}	Reverse recovery time	-	300	-	ns	V _{GS} = 0V, I _{SD} = -500mA	

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)


2. All A.C. parameters sample tested.


Switching Waveforms and Test Circuit




TP0620


Typical Performance Curves







Capacitance vs. Drain-to-Source Voltage








Gate Drive Dynamic Characteristics





Doc.# DSFP-TP0620 C081313


TP0620

Typical Performance Curves (cont.)











Power Dissipation vs. Case Temperature



Thermal Response Characteristics 1.0 Thermal Resistance (normalized) 0.8 0.6 0.4 TO-92 0.2 $P_{D} = 1W$ $T_c^{\vee} = 25^{\circ}C$ 0.001 0.01 0.1 10 1.0 t_P (seconds)

3-Lead TO-92 Package Outline (N3)



² Bottom View

Symb	ol	Α	b	С	D	E	E1	е	e1	L
	MIN	.170	.014†	.014†	.175	.125	.080	.095	.045	.500
Dimensions (inches)	NOM	-	-	-	-	-	-	-	-	-
	MAX	.210	.022†	.022†	.205	.165	.105	.105	.055	.610*

JEDEC Registration TO-92.

* This dimension is not specified in the JEDEC drawing.

† This dimension differs from the JEDEC drawing.

Drawings not to scale.

Supertex Doc.#: DSPD-3TO92N3, Version E041009.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>http://www.supertex.com/packaging.html</u>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2013 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.