High Side Current Monitor 8V to 450V Configurable Output

Features

- ► Supply voltage 8V to 450V
- Configurable as a current or voltage output device
- ► Maximum sense amplifier offset of 15mV
- ► Max V_{SENSE} of 500mV
- ► Fast rise and fall time, from 700ns to 2.0µs
- ► Maximum quiescent current of 50µA

Applications

- SMPS current monitor
- Battery current monitor
- Motor control


General Description

The HV7802 high side current monitor IC contains a transconductance amplifier which translates a high side current measurement voltage into an output current with resistor programmable transconductance gain. An optional second resistor transforms this output current into an output voltage with an overall voltage gain set by the ratio of the two resistors.

The measurement voltage typically originates at a current sense resistor, which is located in a "high side" circuit, for example a circuit not directly associated with ground.

This monitor IC features a very wide input voltage range, configurable gain, small size, low component count, low power consumption, ease of use, and low cost. Offline, battery, and portable applications can be served equally well due to the wide input voltage range and the low guiescent current.

Typical Application Circuit



Ordering Information

Part Number	Package Option	Packing		
HV7802MG-G	8-Lead MSOP	2500/Reel		

⁻G denotes a lead (Pb)-free / RoHS compliant package

Absolute Maximum Ratings


Parameter	Value
V_{IN}, V_{LOAD}	-0.5V to +460V
V _{OUT}	-0.5V to +10V
V _{SENSE}	-0.5V to +5.0V
I _{LOAD}	±10mA
Operating ambient temperature	-40°C to +85°C
Operating junction temperature	-40°C to +125°C
Storage temperature	-65°C to +150°C

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.


Notes:

- 1. Referenced to GND
- $2. V_{SENSE} = V_{IN} V_{LOAD}$

Pin Configuration



Product Marking



Package may or may not include the following marks: Si or

8-Lead MSOP

Typical Thermal Resistance

Package	$oldsymbol{ heta}_{j_{oldsymbol{a}}}$				
8-Lead MSOP	216°C/W				

Note

Thermal testboard per JEDEC JESD51-7

Electrical Characteristics ($T_A = 25^{\circ}$ C unless otherwise specified, $V_{SENSE} = V_{IN} - V_{LOAD}$, $V_{IN} = 8V$ to 450V)

Sym	Parameter	Min	Тур	Max	Units	Conditions			
Supply									
V _{IN}	Supply voltage	8.0	-	450	V	*			
I _Q	Quiescent supply current	-	-	50	μA	-	$V_{IN} = 8V \text{ to } 450V, V_{SENSE} = 0mV$		
Input an	d Output								
I _{OUT}	Ouput current	-	-	200	μA	-			
		0	-	15	mV	_	V _{SENSE} = 0mV		
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Output voltage, $R_A = R_B = 5.000 k\Omega$	79	-	121			V _{SENSE} = 100mV		
V _{OUT}		177	-	223			V _{SENSE} = 200mV		
		470	-	530			V _{SENSE} = 500mV		
Dynamic Characteristics									
t _{RISE}	Outrat disp time 400/ t 200/	-	0.7	-			V _{SENSE} step 5.0mV to 500mV		
	Output rise time, 10% to 90%	-	_	2.0	μs	-	V _{SENSE} step 0mV to 500mV		

^{*} Values apply over the full temperature range.

Output fall time, 90% to 10%

 V_{SENSE} step 500mV to 0mV


 t_{FALL}

0.7

2.0

μs

Block Diagram



Application Information

General

The HV7802 high side current monitor IC features accurate current sensing, small size, low component count, low power consumption, exceptional input voltage range, ease of use and low cost.

Typical use is measurement of line and load current for purpose of overcurrent protection, metering and current regulation.

High side current sensing, as opposed to ground referenced or low side current sensing, is desirable or required when:

- ► The current to be measured does not flow in a circuit associated with ground.
- ► The measurement at ground level can lead to ambiguity due to changes in the grounding arrangement during field use.
- ► The introduction of a sense resistor in the system ground is undesirable due to issues with safety, EMI, or signal degradation caused by common impedance coupling.

Principle of Operation

The operational amplifier forces the voltage across R_A to track V_{SENSE} , therefore, $V_{RA} = V_{SENSE}$. Transconductance gain is equal to $(1/R_A)$.

 $\rm I_{RA}$ flows from the OUT pin to low side circuitry. Current to voltage conversion can be accomplished by a resistor, $\rm R_{\rm B}$, as shown in the block diagram, with a transimpedance gain equal to $\rm R_{\rm B}$.

Typically we would like to exploit the full current capability of the transimpedance amplifier. A $R_{\rm A}$ of $5k\Omega$ will provide this current, assuming a full scale sense voltage of 500mV and a full scale sense current of $100\mu A$.

In a voltage output application, the output resistor $R_{\rm B}$ is determined by the desired overall voltage gain of $(R_{\rm B} / R_{\rm A})$. For example, a $R_{\rm B}$ of $10 {\rm k}\Omega$ results in a voltage gain of two.

OUT Pin Loading Effects

Note that the output is not buffered having an output impedance equal to $R_{\rm B}$. Loading of the output causes voltage gain to drop and rise and fall time to increase.


For example, assume a gain of one, using $R_A = R_B = 5k\Omega$. In this case the load resistance should exceed $5M\Omega$ in order to limit the gain drop to 1 part in 1000.

Assuming an output resistance of $5k\Omega$, a capacitive load of 20pF results in a load pole with a time constant of 100ns, not enough to materially affect the output rise and fall time (about 700ns).

Sense Resistor Considerations

Limit the sense resistor voltage to 500mV during normal operating conditions. Limit the power dissipation in the sense resistor to suit the application; a high sense voltage benefits accuracy, but may result in high power dissipation as well.

Consider the use of Kelvin connections for applications where considerable voltage drops may occur in the PCB traces. A layout pattern, which minimizes voltage drops across the sense lines is shown below.



Choose a low inductance type sense resistor if preservation of bandwidth is important. Kelvin connections help by minimizing the inductive voltage drops as well. The inductive voltage drop may be substantial when operating at high frequency. A trace or component inductance of just 10nH contributes an impedance of $6.2 m\Omega$ at 100 kHz, which constitutes a 6% error when using a $100 m\Omega$ sense resistor.

Transient Protection

Add a protection resistor (R_p) in series with the LOAD pin if V_{SENSE} can exceed 5.0V in positive sense or 600mV in negative sense, whether in steady state or in transient conditions.

A large V_{SENSE} may occur during system startup or shutdown when charging and discharging large capacitors. V_{SENSE} may be large due to fault conditions, such as short circuit or a broken or missing sense resistor.

An internal 5.0V Zener diode with a current rating of 10mA protects the sense amplifier inputs. The block diagram shows the orientation of this diode. The Zener diode provides clamping at 5.0V for a positive $\rm V_{\rm SENSE}$ and at 600mV for a negative $\rm V_{\rm SENSE}$.

Limit the Zener current to 10mA under worst case conditions. A 100k Ω resistor limits the maximum Zener diode current to 4.5mA when V_{SENSE} is 450V, whether positive or negative. Note that the protection resistor may affect bandwidth. The resistor forms a RC network with the trace and pin capacitance at the LOAD pin. For example, capacitance of 5.0pF results in a time constant of 500ns.


The protection resistor may cause an offset voltage due to bias current at the LOAD input. A $100k\Omega$ protection resistor could cause an offset of $100\mu V$, or 0.2% of full scale, under worst case bias current. Note that bias current is nominally zero since LOAD is a high impedance CMOS input, resulting in zero bias current induced offset voltage.

Pin Description

Pin#	Pin Name	Description
1	IN	Sense amplifier input and supply.
2	RA	Provides gain setting of the transconductance amplifier. Connect gain setting resistor (R_A) between Pin 1 and Pin 2.
3	LOAD	Sense amplifier input. High impedance input with Zener diode protection. Add an external protection resistor in series with LOAD if V_{SENSE} exceeds the range of -600mV to +5.0V.
4	NC	No Connect. This pin must be left floating for proper operation
5	NC	No Connect. This pin must be left floating for proper operation.
6	OUT	Output of the transconductance amplifier. Output current to output voltage conversion can be accomplished through addition of an external resistor ($R_{\rm B}$) at this pin. Overall voltage gain is determined by the ratio of $R_{\rm B}$ to $R_{\rm A}$.
7	NC	No Connect. This pin must be left floating for proper operation.
8	GND	Supply return.

8-Lead MSOP Package Outline (MG)

3.00x3.00mm body, 1.10mm height (max), 0.65mm pitch



Note:

 A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbo	ol	Α	A1	A2	b	D	E	E1	е	L	L1	L2	θ	θ1
Dimension (mm)	MIN	0.75*	0.00	0.75	0.22	2.80*	4.65*	2.80*		0.40	0.95 REF	0.25 BSC	0 o	5°
	NOM	-	-	0.85	-	3.00	4.90	3.00	0.65 BSC				-	-
	MAX	1.10	0.15	0.95	0.38	3.20*	5.15*	3.20*		0.80			8 º	15°

JEDEC Registration MO-187, Variation AA, Issue E, Dec. 2004.

Drawings are not to scale.

Supertex Doc. #: DSPD-8MSOPMG, Version H041309.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2013 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.



^{*} This dimension is not specified in the JEDEC drawing.