

MICREL


Low-Jitter Configurable LVDS Oscillator

General Description

The DSC2030 series of high performance LVDS oscillators utilize a proven silicon MEMS technology to provide excellent jitter and stability while incorporating additional device functionality. The DSC2030 allows the user to easily modify the frequency of the oscillator using pins. The DSC2030 has provision for up to four user-defined pre-programmed, pin-selectable output frequencies.

DSC2030 is packaged in a 14-pin 3.2x2.5 mm QFN package and available in temperature grades from Ext. Commercial to Automotive.

Block Diagram



Features

- Low RMS Phase Jitter: <1 ps (typ)
- High Stability: ±10, ±25, ±50 ppm
- Wide Temperature Range

 Industrial: -40° to 85° C
 Ext. commercial: -20° to 70° C
- High Supply Noise Rejection: -50 dBc
- 4 Pin-Selectable Output Frequencies
- Short Lead Times: 2 Weeks
- Wide Freq. Range: • LVDS Output: 2.3 to 460 MHz
- Miniature Footprint of 3.2x2.5mm
- Excellent Shock & Vibration Immunity • Qualified to MIL-STD-883
- High Reliability o 20x better MTF than quartz oscillators
- Supply Range of 2.25 to 3.6 V
- Lead Free & RoHS Compliant

Applications

- Consumer Electronics
- Storage Area Networks
 SATA, SAS, Fibre Channel
- Passive Optical Networks • EPON, 10G-EPON, GPON, 10G-PON
- Ethernet o 1G, 10GBASE-T/KR/LR/SR, and FCoE
- HD/SD/SDI Video & Surveillance
- PCI Express



Pin Description

Pin No.	Pin Name	Pin Type	Description
1	Enable	Ι	Enables outputs when high and disables when low
2	NC	NA	Leave unconnected or grounded
3	NC	NA	Leave unconnected or grounded
4	GND	Power	Ground
5	FS0	I	Least significant bit for frequency selection
6	FS1	I	Most significant bit for frequency selection
7	NC	NA	Leave unconnected or grounded
8	Output+	0	Positive LVDS Output
9	Output-	0	Negative LVDS Output
10	NC	NA	Leave unconnected or grounded
11	NC	NA	Leave unconnected or grounded
12	VDD2	Power	Power Supply
13	VDD	Power	Power Supply
14	NC	NA	Leave unconnected or grounded

Operational Description

The DSC2030 is a LVDS oscillator consisting of a MEMS resonator and a support PLL IC. The LVDS output is generated through independent 8-bit programmable dividers from the output of the internal PLL.

The actual frequency output by the DSC2030 is controlled by an internal pre-programmed memory (OTP). This memory stores all coefficients required by the PLL for up to four

Output Clock Frequencies

different frequencies. Two control pins (FS0 – FS1) select the output frequency. Discera supports customer defined versions of the DSC2030. Standard frequency options are described in the following sections.

When Enable (pin 1) is floated or connected to VDD, the DSC2030 is in operational mode. Driving Enable to ground will tri-state output driver (hi-impedance mode).

Table 1 lists the standard frequency configurations and the associated ordering information to be used in conjunction with the ordering code. Customer defined combinations are available.

Ordering	Freq	Freq Select Bits [FS1, FS0] – Default is [11]				
Info	(MHz)	00	01	10	11	
C0001	f _{out}	148.35165	74.17582	148.5	74.25	
C0002	f _{out}	100	0*	0*	100	
C0003	f _{оит}	100	150	156.25	312.5	
C0004	f _{оит}	148.5	148.35	0*	0*	
C0005	f _{оит}	315	0*	0*	315	
C000X	f _{оит}	Contact factory for additional configurations.				

 Table 1. Pre-programmed pin-selectable output frequency combinations

Frequency select bit are weakly tied high so if left unconnected the default setting will be [11] and the device will output the associated frequency highlighted in **Bold**. 0^* – denotes invalid selection, output frequency is not specified.

DSC2030

Ordering Code

F I 2

Package F: 3.2x2.5mm

Temp Range

E: -20 to 70

I: -40 to 85

-

XXXXX

Stability

1: ±50ppm

2: ±25ppm 5: ±10ppm



<u>Packing</u>

T: Tape & Reel

Т

Freq (MHz)

See Freq. table

: Tube

Absolute Maximum Ratings

Item	Min	Мах	Unit	Condition
Supply Voltage	-0.3	+4.0	V	
Input Voltage	-0.3	V _{DD} +0.3	V	
Junction Temp	-	+150	°C	
Storage Temp	-55	+150	°C	
Soldering Temp	-	+260	°C	40sec max.
ESD	-		V	
HBM		4000		
MM		400		
CDM		1500		

Note: 1000+ years of data retention on internal memory

Specifications (Unless specified otherwise: T=25° C)

Condition **Parameter** Min. Max. Unit Typ. Supply Voltage¹ V_{DD} 2.25 3.6 V Supply Current EN pin low - output is disabled 23 $\mathbf{I}_{\mathsf{D}\mathsf{D}}$ 21 mΑ EN pin high - outputs are enabled Supply Current² I_{DD} 29 32 mΑ $R_L = 100\Omega$, $F_O = 156.25$ MHz Includes frequency variations due ± 10 Frequency Stability to initial tolerance, temp. and ±25 Δf ppm power supply voltage ±50 1 year @25°C ±5 Aging Δf ppm Startup Time³ T=25°C 5 t_{su} ms Input Logic Levels $0.75 \text{xV}_{\text{DD}}$ Input logic high VTH V $V_{\rm IL}$ Input logic low 0.25xV_{DD} Output Disable Time⁴ t_{DA} 5 ns **Output Enable Time** 20 t_{EN} ns Pull-Up Resistor² Pull-up exists on all digital IO 40 kΩ **LVDS Output** Output Offset Voltage R=100Ω Differential 1.125 V 1.4 Delta Offset Voltage 50 mV Pk to Pk Output Swing Single-Ended 350 mV Output Transition time⁴ 20% to 80% Rise Time 200 350 t_R ps $R_L = 100\Omega, C_L = 2pF$ Fall Time t_F 2.3 460 Frequency f_0 Single Frequency MHz SYM **Output Duty Cycle** 48 52 % Differential Period Jitter⁵ 2.5 J_{PER} Fo=156.25 MHz **ps**_{RMS} 0.28 200kHz to 20MHz @156.25MHz ps_{RMS} Integrated Phase Noise 100kHz to 20MHz @156.25MHz 0.4 J_{CC} 12kHz to 20MHz @156.25MHz 1.7 2

Notes:


1. Pin 4 V_{DD} should be filtered with 0.01uf capacitor.

Output is enabled if Enable pad is floated or not connected.
 t_{sv} is time to 100PPM stable output frequency after V_{DD} is applied and outputs are enabled.

Period Jitter includes crosstalk from adjacent output.




Nominal Performance Parameters (Unless specified otherwise: T=25° C, V_{DD}=3.3 V)



LVDS Phase jitter (integrated phase noise)


Output Waveform: LVDS



Low-Jitter Configurable LVDS Oscillator




Solder Reflow Profile



MSL 1 @ 260°C refer to JSTD-020C				
Ramp-Up Rate (200°C to Peak Temp)	3°C/Sec Max.			
Preheat Time 150°C to 200°C	60-180 Sec			
Time maintained above 217°C	60-150 Sec			
Peak Temperature	255-260°C			
Time within 5°C of actual Peak	20-40 Sec			
Ramp-Down Rate	6°C/Sec Max.			
Time 25°C to Peak Temperature	8 min Max.			

Package Dimensions





Disclaimer:

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

MICREL, Inc.	•	2180 Fortune Drive,	San Jose, California 95131	L	• USA
Phone: +1 (408) 944-0800	•	Fax: +1 (408) 474-1000	Email: hbwhelp@micrel.com	•	<u>www.micrel.com</u>