

UCS2112

USB Dual-Port Power Switch and Current Monitor

Features

- Dual-Port Power Switches:
 - 2.9V to 5.5V source voltage range
 - 3.0A continuous current per V_{BUS} port with 40 m Ω On resistance per switch
 - Independent port power switch enable pins
 - DUAL fault ALERT# active drain output pins
 - Constant Current or Trip mode current limiting behaviors
 - Undervoltage and overvoltage lockout
 - Back-drive, back-voltage protection
 - Auto-recovery fault handling with low test current
 - BOOST# logic output to increase DC-DC converter output under large load conditions
 - A_DET# open-drain outputs for device attach detection per port
- SMBus 2.0/I²C Mode Features:
 - Eight programmable current limits assignable to each power switch
 - Other SMBus addresses available upon request
 - Block read and block write
- Self-contained current monitoring (no external sense resistor required)
- Fully programmable per-port charge rationing and behaviors
- Per-port BC1.2 V_{BUS} Discharge Function
- Wide Operating Temperature Range:
- -40°C to +105°C
- UL recognized and EN/IEC 60950-1 (CB) certified.

Description

The UCS2112 is a dual USB port power switch configuration which can provide 3.0A continuous current (3.4A maximum) per V_{BUS} port with precision overcurrent limiting (OCL), port power switch enables, auto-recovery fault handling, undervoltage and overvoltage lockout, back-drive protection and back-voltage protection, and dynamic thermal management.

The UCS2112 is well suited for both stand-alone and applications having SMBus/I²C communications.


For applications with SMBus, the UCS2112 provides per-port current monitoring and eight programmable current limits per switch, ranging from 0.53A to 3.0A continuous current (3.4A maximum). Per-port charge rationing is also provided ranging from 3.8 mAh to 246.3 Ah.

In Stand-alone mode, the UCS2112 provides eight current limits for both switches, ranging from 0.53A + 0.53A to 3A + 3A total continuous current (see Table 1-1).


Both power switches include an independent V_{BUS} discharge function and constant current mode current limiting for BC1.2 applications.

The UCS2112 is available in a 4x4 mm 20-pin QFN package.

Package Type



Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

| Voltage on V_{DD} , V_S , and V_{BUS} pins | 0.3 to +6V |
|--------------------------------------------------|-------------------------------|
| Pull-Up Voltage (V _{PULLUP}) | 0.3 to V _{DD} + 0.3 |
| Port Power Switch Current | Internally limited |
| Voltage on any Other Pin to Ground | 0.3 to V _{DD} + 0.3V |
| Current on any Other Pin | ±10 mA |
| Package Power Dissipation | See Table 1-1 |
| Operating Ambient Temperature Range | 40°C to +105°C |
| Storage Temperature Range | 55°C to +150°C |

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

| Board | Package | θ JC | θ_{JA} | De-Rating Factor above +25°C | T _A < +25°C Power Rating | T _A = +70°C Power Rating | T _A = +85°C Power Rating |
|--------------------|----------------------|--------------|---------------|---------------------------------|----------------------------------------|----------------------------------------|----------------------------------------|
| High K (Note 1) | 20-pin QFN 4x4 mm | 6 °C/W | 41 °C/W | 24.4 mW/°C | 2193 mW | 1095 mW | 729 mW |
| Low K (Note 1) | 20-pin QFN 4x4 mm | 6 °C/W | 60 °C/W | 16.67 mW/°C | 1498 mW | 748 mW | 498 mW |

TABLE 1-1: POWER DISSIPATION SUMMARY

Note 1: A High K board uses a thermal via design with the thermal landing soldered to the PCB ground plane with 0.3 mm (12 mil) diameter vias in a 3x3 matrix (9 total) at 0.5 mm (20 mil) pitch. The board is multi-layer with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom. A Low K board is a two-layer board without thermal via design with 2-ounce copper traces on the top and bottom.

TABLE 1-2: ELECTRICAL SPECIFICATIONS

| Electrical Characteristics: Unless otherwise specified, V_{DD} = 4.5V to 5.5V, V_{S} = 2.9V to 5.5V, |
|-----------------------------------------------------------------------------------------------------------------|
| V_{PULLUP} = 3V to 5.5V, T_A = -40°C to 105°C. All typical values at V_{DD} = V_S = 5V, T_A = 27°C. |

| Characteristic | Symbol | Min. | Тур. | Max. | Unit | Conditions |
|--------------------------------------------------------------------------------------------------------|---------------------|------|------|------|------|------------------------------------------------------------|
| Power and Interrupts – DC | | | | | | |
| Supply Voltage | V _{DD} | 4.5 | 5 | 5.5 | V | |
| Supply Current in Active (I _{DD_ACT} + I _{S1_ACT} + I _{S2_ACT}) | I _{ACTIVE} | _ | 850 | | μA | Average current I _{BUS} = 0 mA |
| Supply Current in Sleep (I _{DD_SLEEP} + I _{S1_SLEEP} + I _{S2_SLEEP}) | I _{SLEEP} | — | 6 | 20 | μA | Average current $V_{PULLUP} \le V_{DD}$ |
| Supply Current in Detect (I _{DD_DET} + I _{S1_DET} + I _{S2_DET}) | IDETECT | — | 200 | | μA | Average current No portable device attached (Note 1) |

Note 1: This parameter is characterized, not 100% tested.

2: This parameter is ensured by design and not 100% tested.

TABLE 1-2: ELECTRICAL SPECIFICATIONS (CONTINUED)

| Electrical Characteristics: U V _{PULLUP} = 3V to 5.5V, $T_A = -4$ | | | | | - | |
|-------------------------------------------------------------------------------|-------------------------|---------|---------|----------|--------|--------------------------------------------------------------------------------|
| Characteristic | Symbol | Min. | Тур. | Max. | Unit | Conditions |
| Power-on Reset | • | • | • | | · | |
| V _{DD} Low Threshold | V _{DD_TH} | — | 4 | — | V | V _{DD} voltage increasing |
| V _{DD} Low Hysteresis | V _{DD_TH_HYST} | — | 500 | 600 | mV | V _{DD} voltage decreasing (Note 1) |
| I/O Pins - SMCLK, SMDATA | , PWR_EN, ALE | RT#, A_ | DET#, E | BOOST# - | DC Par | ameters |
| Output Low Voltage | V _{OL} | _ | _ | 0.4 | V | I _{SINK_IO} = 8 mA SMDATA, ALERT#, A_DET#, BOOST# |
| Input High Voltage | V _{IH} | 2.0 | | _ | V | PWR_EN, SMDATA, SMCLK |
| Input Low Voltage | V _{IL} | _ | — | 0.8 | V | PWR_EN, SMDATA, SMCLK |
| Leakage Current | I _{LEAK} | _ | — | ±5 | μA | Powered or unpowered $V_{PULLUP} \le V_{DD}$ T _A < 85°C (Note 1) |
| Interrupt Pins – AC Parame | eters | | | | | |
| ALERT# Pin Blanking Time | t _{BLANK} | — | 25 | | ms | Blanking time, coming out of Reset |
| ALERT# Pin Interrupt Masking Time | t _{MASK} | _ | 5 | _ | ms | |
| BOOST# Pin Minimum Assertion Time | t _{BOOST_MAT} | _ | 1 | _ | S | |
| BOOST# Pin Assertion Current | I _{BOOST} | — | 1.9 | _ | A | |
| SMBus/I ² C Timing | • | | • | | | |
| Input Capacitance | C _{IN} | _ | 5 | _ | pF | |
| Clock Frequency | f _{SMB} | 10 | _ | 400 | kHz | |
| Spike Suppression | t _{SP} | _ | | 50 | ns | |
| Bus Free Time Stop to Start | t _{BUF} | 1.3 | _ | | μs | |
| Start Setup Time | t _{SU:STA} | 0.6 | _ | | μs | |
| Start Hold Time | t _{HD:STA} | 0.6 | | | μs | |
| Stop Setup Time | t _{SU:STO} | 0.6 | _ | _ | μs | |
| Data Hold Time | t _{HD:DAT} | 0 | | | μs | When transmitting to the master |
| Data Hold Time | t _{HD:DAT} | 0.3 | _ | _ | μs | When receiving from the master |
| Data Setup Time | t _{SU:DAT} | 0.6 | — | | μs | |
| Clock Low Period | t _{LOW} | 1.3 | — | | μs | |
| Clock High Period | t _{HIGH} | 0.6 | — | | μs | |
| Clock / Data Fall Time | t _{FALL} | | _ | 300 | ns | Min = 20+0.1C _{LOAD} ns (Note 1) |
| Clock / Data Rise Time | t _{RISE} | _ | _ | 300 | ns | Min = 20+0.1C _{LOAD} ns (Note 1) |

Note 1: This parameter is characterized, not 100% tested.

2: This parameter is ensured by design and not 100% tested.

TABLE 1-2: ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise specified, $V_{DD} = 4.5V$ to 5.5V, $V_S = 2.9V$ to 5.5V, $V_{PULLUP} = 3V$ to 5.5V, $T_A = -40^{\circ}$ C to 105°C. All typical values at $V_{DD} = V_S = 5V$, $T_A = 27^{\circ}$ C.

| Characteristic | Symbol | Min. | Тур. | Max. | Unit | Conditions |
|--------------------------------------|--------------------------|--------|-----------|----------|------|-------------------------------------------------------------------------------------------------------------------------------------------------------|
| Capacitive Load | C _{LOAD} | — | — | 400 | pF | Per bus line (Note 1) |
| Timeout | t _{TIMEOUT} | 25 | _ | 35 | ms | Disabled by default (Note 1) |
| Idle Reset | t _{IDLE_RESET} | 350 | — | | μs | Disabled by default (Note 1) |
| Port Power Switch | | 1 | II | | 1 | |
| | Port Po | wer Sw | itch – Do | C Parame | eter | |
| Overvoltage Lockout | V _{S_OV} | | 6 | _ | V | Note 2 |
| V _S Low Threshold | V _{S_UVLO} | | 2.5 | | V | Note 2 |
| V _S Low Hysteresis | V _{S_UVLO_HYST} | — | 100 | | mV | Note 2 |
| On Resistance | R _{ON_PSW} | — | 40 | 60 | mΩ | 4.75V < V _S < 5.25V |
| V _S Leakage Current | I _{LEAK_VS} | | _ | 5 | μA | Sleep state into V _S pin on one channel (Note 1) |
| Back-Voltage Protection Threshold | V _{BV_TH} | — | 150 | — | mV | $V_{BUS} > V_{S}$ $V_{S} > V_{S_{UVLO}}$ |
| Back-drive Current | I _{BD_1} | _ | 0 | 3 | μA | $V_{DD} < V_{DD_TH}$, Leakage current from V_{BUS} pins to the V_{DD} and the V_S pins (Note 1) |
| | I _{BD_2} | | 0 | 2 | μA | $V_{DD} > V_{DD_TH}$, Leakage current from V_{BUS} pins to the V_{DD} (in Detect State) or the V_S pins (in Active State) (Note 1) |
| Selectable Current Limits | I _{LIM1} | — | 530 | _ | mA | I _{LIM} Resistor = 0 or 47 kΩ (530 mA setting) |
| | I _{LIM2} | — | 960 | — | mA | I_{LIM} Resistor = 10 k Ω or 56 k Ω (960 mA setting) |
| | I _{LIM3} | | 1070 | | mA | I_{LIM} Resistor = 12 k Ω or 68 k Ω (1070 mA setting) |
| | I _{LIM4} | — | 1280 | — | mA | I_{LIM} Resistor = 15 k Ω or 82 k Ω (1280 mA setting) |
| | I _{LIM5} | _ | 1600 | — | mA | I_{LIM} Resistor = 18 kΩ or 100 kΩ (1600 mA setting) |
| | I _{LIM6} | — | 2130 | _ | mA | I_{LIM} Resistor = 22 k Ω or 120 k Ω (2130 mA setting) |
| | I _{LIM7} | 2500 | 2670 | 2900 | mA | I_{LIM} Resistor = 27 k Ω or 150 k Ω (2670 mA setting) |
| | I _{LIM8} | 3000 | 3200 | 3400 | mA | I_{LIM} Resistor = 33 k Ω or V _{DD} (3200 mA setting) |
| Pin Wake Time | t _{PIN_WAKE} | _ | 3 | | ms | |
| SMBus Wake Time | t _{SMB_WAKE} | | 4 | _ | ms | |

Note 1: This parameter is characterized, not 100% tested.

2: This parameter is ensured by design and not 100% tested.

TABLE 1-2: ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise specified, $V_{DD} = 4.5V$ to 5.5V, $V_S = 2.9V$ to 5.5V, $V_{PULLUP} = 3V$ to 5.5V, $T_A = -40^{\circ}$ C to 105°C. All typical values at $V_{DD} = V_S = 5V$, $T_A = 27^{\circ}$ C.

| Characteristic | Symbol | Min. | Тур. | Max. | Unit | Conditions |
|-----------------------------------|-----------------------------|---------|----------|--------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
| Idle Sleep Time | t _{IDLE_SLEEP} | | 200 | | ms | |
| Thermal Regulation Limit | T _{REG} | _ | 110 | | °C | Die Temperature at which current limit will be reduced |
| Thermal Regulation Hysteresis | T _{REG_HYST} | | 10 | | °C | Hysteresis for t _{REG} functionality. Temperature must drop by this value before I _{LIM} value restored to normal operation |
| Thermal Shutdown Threshold | T _{TSD} | _ | 135 | _ | °C | Die Temperature at which port power switch will turn off |
| Thermal Shutdown Hysteresis | T _{TSD_HYST} | _ | 35 | | °C | After shutdown due to T _{TSD} being reached, die temperature drop required before port power switch can be turned on again |
| Auto-Recovery Test Current | I _{TEST} | — | 190 | — | mA | Portable device attached, V _{BUS} = 0V, Die temp < T _{TSD} |
| Auto-Recovery Test Voltage | V _{TEST} | _ | 750 | _ | mV | Portable device attached, V_{BUS} = 0V before application, Die temp < T _{TSD} Programmable, 250 - 1000 mV, default listed |
| Discharge Impedance | R _{DISCHARGE} | _ | 100 | | W | |
| | Port Pov | wer Swi | tch – AC | Parame | ters | |
| Turn-On Delay | t _{on_psw} | _ | 200 | | ms | Depends on the V _{BUS} Discharge setting. Programmable 100 – 400 ms, default listed |
| Turn-Off Time | t _{off_psw_ina} | — | 0.75 | _ | ms | PWR_EN inactive toggle to switch off time C _{BUS} = 120 μF |
| Turn-Off Time | t _{OFF_PSW_ERR} | — | 1 | | ms | Over-current Error, V _{BUS} Min Error, or Discharge Error to switch off C _{BUS} = 120 µF |
| Turn-Off Time | t _{OFF_PSW_ERR1} | — | 100 | _ | ns | TSD or Back-drive Error to switch off C _{BUS} = 120 µF |
| V _{BUS} Output Rise Time | t _{R_BUS} | — | 1.1 | | ms | Measured from 10% to 90% of V_{BUS} , C_{LOAD} = 220 µF I_{LIM} = 1.0A |
| Soft Turn-On Rate | $\Delta I_{BUS} / \Delta_t$ | _ | 100 | _ | mA/µs | |
| Temperature Update Time | t _{DC_TEMP} | | 200 | | ms | |

Note 1: This parameter is characterized, not 100% tested.

2: This parameter is ensured by design and not 100% tested.

TABLE 1-2: ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise specified, $V_{DD} = 4.5V$ to 5.5V, $V_S = 2.9V$ to 5.5V, $V_{PULLUP} = 3V$ to 5.5V, $T_A = -40^{\circ}$ C to 105°C. All typical values at $V_{DD} = V_S = 5V$, $T_A = 27^{\circ}$ C.

| $V_{\text{PULLUP}} = 3V \text{ to } 5.5V, I_{\text{A}} = -4$ | | typical v | alues at | $v_{DD} = v_S$ | = 5V, 1 _A | = 27 C. |
|--------------------------------------------------------------|--------------------------|-----------|----------|----------------|----------------------|----------------------------------------------------------------------------------------------------------------------------|
| Characteristic | Symbol | Min. | Тур. | Max. | Unit | Conditions |
| Short-Circuit Response Time | t _{SHORT_LIM} | _ | 1.5 | — | μs | Time from detection of short to current limit applied. No C _{BUS} applied |
| Short-Circuit Detection Time | t _{short} | _ | 6 | _ | ms | Time from detection of short to port power switch disconnect and ALERT# pin assertion. |
| Latched Mode Cycle Time | t _{UL} | _ | 7 | _ | ms | From PWR_EN edge transition from inactive to active to begin error recovery |
| Auto-Recovery Mode Cycle Time | t _{cycle} | | 25 | _ | ms | Time delay before error condition check Programmable 15-50 ms, default listed |
| Auto-Recovery Delay | t _{TST} | _ | 20 | | ms | Portable device attached, V_{BUS} must be $\geq V_{TEST}$ after this time Programmable 10-25 ms, default listed |
| Discharge Time | ^t discharge | _ | 200 | _ | ms | Amount of time discharge resistor applied Programmable 100-400 ms, default listed |
| Port | Power Switch C | Operatio | n With T | rip Mode | Current | Limiting |
| Region 2 Current Keep-out | I _{BUS_R2MIN_1} | - | — | 0.1 | A | Note 2 |
| Minimum V _{BUS} Allowed at Output | V _{BUS_MIN_1} | 2.0 | — | — | V | Note 2 |
| Port Power | Switch Operatio | n With C | onstant | Current | Limiting | (Variable Slope) |
| Region 2 Current Keep-out | I _{BUS_R2MIN} | — | _ | 2.13 | A | Note 2 |
| Minimum V _{BUS} Allowed at Output | V _{BUS_MIN} | 2.0 | — | — | V | Note 2 |
| | Cu | rrent Me | asurem | ent – DC | | |
| Current Measurement Range | I _{BUS_M} | 0 | _ | 3400 | mA | Range (Note 2 and Note 3) |
| Reported Current Measurement Resolution | ΔI_{BUS_M} | | 13.3 | — | mA | 1 LSB |
| Current Measurement | | | ±2 | | % | 200 mA < I _{BUS} < I _{LIM} |
| Accuracy | | — | ±2 | — | LSB | I _{BUS} < 200 mA |

Note 1: This parameter is characterized, not 100% tested.

2: This parameter is ensured by design and not 100% tested.

TABLE 1-2: ELECTRICAL SPECIFICATIONS (CONTINUED)

| Electrical Characteristics: V_{PULLUP} = 3V to 5.5V, T_A = | | | | | | |
|----------------------------------------------------------------|------------------------------------------------|--------------------|----------|-----------|------|----------------------------------------------------------------|
| Characteristic | Symbol | Min. | Тур. | Max. | Unit | Conditions |
| | Cu | rrent Me | asurem | ent – AC | | · |
| Sampling Rate | — | _ | 1.1 | _ | ms | Note 2 |
| Conversion Time both channels | t _{CONV} | _ | 2.2 | — | ms | All registers updated in digital (Note 2) |
| | C | harge R | ationing | – DC | • | • |
| Accumulated Current Measurement Accuracy | - | — | ±4.5 | _ | % | |
| | C | harge R | ationing | – AC | | |
| Current Measurement Update Time | t _{PCYCLE} | _ | 1 | — | S | |
| Attach / Removal Detection | on | | | | • | |
| | | V _{BUS} B | ypass – | DC | | |
| On Resistance | R _{ON_BYP} | | 45 | _ | Ω | |
| Leakage Current | I _{LEAK_BYP} | | — | 3 | μA | Switch off T _A < +85°C (Note 1) |
| Current Limit | I _{DET_CHG} / I _{BUS_BYP} | _ | 500 | _ | μA | V_{DD} = 5V and V_{BUS} > 4.75V |
| V _{BUS} Charge Time for Attachment | t _{DET_CHARGE} | — | 800 | _ | ms | C _{BUS} = 500 μF maximum |
| | Attac | h/Remov | al Deteo | ction – D | С | • |
| Attach Detection Threshold | IDET_QUAL | _ | 800 | — | μA | Programmable 200-1000 μA, default listed |
| Primary Removal Detection Threshold | I _{REM_QUAL_ACT} | _ | 700 | _ | μA | Programmable 100-900 μA, default listed. Active power state |
| | I _{REM_QUAL_DET} | _ | 800 | _ | μA | Programmable, default listed. Detect power state |
| | Attacl | h/Remov | al Deteo | ction – A | С | |
| Attach Detection Time | ^t DET_QUAL | | 100 | _ | ms | Time from Attach to A_DET# assert. |
| Removal Detection Time | t _{REM_QUAL} | | 1000 | | ms | |

Note 1: This parameter is characterized, not 100% tested.

2: This parameter is ensured by design and not 100% tested.




FIGURE 1-1: SMBus Timing.

TABLE 1-3: TEMPERATURE SPECIFICATIONS

| Parameters | Sym. | Min. | Тур. | Max. | Units | Conditions | | | |
|--------------------------------------------------------|----------------|------|------|------|-------|------------|--|--|--|
| Temperature Ranges | | | | | | | | | |
| Operating Temperature Range | T _A | -40 | — | +105 | °C | | | | |
| Operating Junction Temperature | TJ | -40 | — | +125 | °C | | | | |
| Storage Temperature Range T _A -55 — +150 °C | | | | | | | | | |
| Thermal Package Resistances – see Table 1-1. | | | | | | | | | |

1.1 ESD and Transient Performance

TABLE 1-4:ESD RATINGS

| ESD Specification | Rating or Value |
|-----------------------------------------------------|-----------------|
| Human Body Model (JEDEC JESD22-A114) – All pins | 8 kV |
| Charged Device Model (JEDEC JESD22-C101) – All pins | 500V |

1.1.1 HUMAN BODY MODEL (HBM) PERFORMANCE

HBM testing verifies the ability to withstand ESD strikes like those that occur during handling and manufacturing and is done without power applied to the IC. To pass the test, the device must have no change in operation or performance due to the event.

1.1.2 CHARGED DEVICE MODEL (CDM) PERFORMANCE

CDM testing verifies the ability to withstand ESD strikes like those that occur during handling and assembly with pick and place style machinery and is done without power applied to the IC. To pass the test, the device must have no change in operation or performance due to the event. NOTES:

2.0 TYPICAL PERFORMANCE CURVES

Note: Unless otherwise indicated, $V_{DD} = V_S = 5V$, $T_A = +27^{\circ}C$.

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.




FIGURE 2-1: Power-Up.





FIGURE 2-2: Power-Up Into a Short.






FIGURE 2-4:

V_{BUS} Discharge Behavior.




FIGURE 2-5: Power Switch On Resistance vs. Temperature.

UCS2112

Note: Unless otherwise indicated, V_{DD} = V_S = 5V, T_A = +27°C.




FIGURE 2-6: V_S Overvoltage Threshold vs. Temperature.





FIGURE 2-7: V_S Undervoltage Threshold vs. Temperature.






FIGURE 2-9: Trip Current Limit Operation vs. Temperature.




FIGURE 2-10: I_{BUS} Measurement Accuracy.




FIGURE 2-11: Active State Current vs. Temperature (both channels on, PWR EN1 = PWR EN2 = 1).

Note: Unless otherwise indicated, $V_{DD} = V_S = 5V$, $T_A = +27^{\circ}C$.




FIGURE 2-12: Active State Current vs. Temperature (only one channel on, *PWR_EN1* = 1, *PWR_EN2* = 0).




FIGURE 2-13: Detect State Current vs. Temperature.




FIGURE 2-14: Temperature.




FIGURE 2-15: ILIM1 Trip Current Distribution.





FIGURE 2-16: ILIM2 Trip Current Distribution⁽¹⁾.



Distribution⁽¹⁾.

Note 1: The histogram aspect is caused by a mixture of two normal distributions, corresponding to the two V_{BUS} channels.

UCS2112

Note: Unless otherwise indicated, $V_{DD} = V_S = 5V$, $T_A = +27^{\circ}C$.




FIGURE 2-18: ILIM4 Trip Current Distribution⁽¹⁾.





FIGURE 2-19: ILIM5 Trip Current Distribution⁽¹⁾.



Distribution.

Note 1: The histogram aspect is caused by a mixture of two normal distributions, corresponding to the two V_{BUS} channels.




FIGURE 2-21: ILIM7 Trip Current Distribution.




FIGURE 2-22: ILIM8 Trip Current Distribution.

3.0 PIN DESCRIPTION

Descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

| UCS2112 4x4 QFN Symbol | | Function | Pin Type | Connection Type if Pin Not Used |
|---------------------------|-------------------|-----------------------------------------------------------------------------------------|-----------------|--------------------------------------------------------------------------------------------------|
| 1 | PWR_EN1 | Port power switch enable #1 | DI | Connect to ground or V _{DD} (depending on the polarity decoded via COMM_ILIM pin) |
| 2 | A_DET#1 | Open-drain output for Attach Detection on V_{BUS1} (requires pull-up resistor) | OD | Connect to ground |
| 3 | BOOST# | Logic output for DC-DC converter voltage increase (requires pull-up resistor) | OD | Connect to ground |
| 4, 5 | V _{BUS1} | Port power switch #1 output (requires both pins tied together) | High Power, AIO | Leave open |
| 6, 7 | V _S | Voltage input to port power switch V_{BUS1} (requires both pins tied together) | High Power, AIO | Connect to ground |
| 8 | V _{DD} | Common supply voltage | Power | N/A |
| 9, 10 | V _S | Voltage input to port power switch V_{BUS2} (requires both pins tied together) | High Power, AIO | Connect to ground |
| 11, 12 | V _{BUS2} | Port power switch #2 output (requires both pins tied together) | High Power, AIO | Leave open |
| 13 | COMM_ILIM | Enables SMBus or Stand-Alone mode at power-up. Hardware strap for maximum current limit | AIO | N/A |
| 14 | A_DET#2 | Open-drain output for Attach Detection on V _{BUS2} (requires Pull Up) | OD | Connect to ground |
| 15 | PWR_EN2 | Port power switch enable #2 | DI | Connect to ground or V _{DD} (depending on the polarity decoded via COMM_ILIM pin) |
| 16 | ALERT#2 | Output fault ALERT for V _{BUS2} (requires pull-up resistor) | OD | Connect to ground |
| 17 | SMCLK | SMCLK - SMBus clock input (requires pull-up resistor) | DI | Connect to V _{PULLUP} (or to ground in Stand-alone mode) |
| 18 | SMDATA | SMDATA - SMBus data input/output (requires pull-up resistor) | DIOD | Connect to V _{PULLUP} (or to ground in Stand-alone mode) |
| 19 | GND | Ground | Power | N/A |
| 20 | ALERT#1 | Output fault ALERT for V _{BUS1} (requires pull-up resistor) | OD | Connect to ground |
| 21 | EP | Exposed thermal pad. Must be connected to electrical ground. | EP | N/A |

TABLE 3-2:PIN TYPES

| Pin Type | Description |
|----------|----------------------------------------------------------------------------------------------------------------------|
| Power | This pin is used to supply power or ground to the device. |
| Hi-Power | This pin is a high-current pin. |
| AIO | Analog Input/Output – this pin is used as an I/O for analog signals. |
| DI | Digital Input – this pin is used as a digital input. |
| DIOD | Open-Drain Digital Input/Output – this pin is bidirectional. It is open-drain and requires a pull-up resistor. |
| OD | Open-Drain Digital Output – used as a digital output. It is open-drain and requires a pull-up resistor. |
| EP | Exposed thermal pad |

4.0 TERMS AND ABBREVIATIONS

Note: The PWR_EN1 and PWR_EN2 pins each have Configuration bits ("<pin name>_S" in General Configuration 1 register (Address 11h) and General Configuration 2 register (Address 12h)) that may be used to perform the same function as the external pin state. These bits are accessed via the SMBus/l²C and are OR'd with the respective pin. This OR'd combination of pin state and register bit is referenced as the <pin name> control.


| Term/Abbreviation | Description |
|-------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Attach Detection | An Attach Detection event occurs when the current drawn by a portable device is greater than I_{DET_QUAL} for longer than t_{DET_QUAL} . |
| Attachment | The physical insertion of a portable device into a USB port that UCS2112 is controlling. |
| CC | Constant Current |
| CDM | Charged Device Model. JEDEC model for characterizing susceptibility of a device to damage from ESD. |
| Current Limiting | Determines the action that is performed when the I_{BUS} current reaches the I_{LIM} threshold. Trip |
| Mode | opens the port power switch. Constant Current (variable slope) allows V_{BUS} to be dropped by |
| | the portable device. |
| Disconnection | USB-IF term which refers to the loss of active USB communications between a USB host and a USB device. |
| Dynamic Thermal Management | The UCS2112 automatically adjusts port power switch limits and modes to lower internal power dissipation when the thermal regulation temperature value is approached. |
| НВМ | Human Body Model |
| I _{BUS_R2MIN} | Current limiter mode boundary |
| I _{LIM} | The I _{BUS} current threshold used in current limiting. In Trip mode, when I _{LIM} is reached, the port power switch is opened. In Constant Current mode, when the current exceeds I _{LIM} , operation continues at a reduced voltage and increased current; if V _{BUS} voltage drops below V _{BUS_MIN} , the port power switch is opened. |
| OCL | Overcurrent limit |
| POR | Power-on Reset |
| Portable Device | USB device attached to the USB port. |
| Removal Detection | A Removal Detection event occurs when the current load on the V _{BUS} pin drops to less than |
| | I _{REM_QUAL} for longer than t _{REM_QUAL} . |
| Removal | The physical removal of a portable device from a USB port that the UCS2112 is controlling. |
| Stand-Alone Mode | Indicates that the communications protocol is not active and all communications between the UCS2112 and a controller are done via the external pins only (PWR_EN1 and PWR_EN2 as inputs, and ALERT1#, ALERT2#, A_DET1# and A_DET2# as outputs). |

TABLE 4-1: TERMS AND ABBREVIATIONS

NOTES:

5.0 GENERAL DESCRIPTION

The UCS2112 is a dual-port power switch. Two USB power ports are supported with current limits up to 3.0A continuous current (3.4A maximum) each. Selectable and programmable current limiting configurations are also available to the application. A typical block diagram is shown in Figure 5-1.



5.1 UCS2112 Power States

Power states are indicators of the device's current consumption in the System and the functionality of the Digital Logic. Table 5-1 details the UCS2112 power states.

| State | Description |
|--------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Off | This power state is entered when the voltage at the V_{DD} pin voltage is < V_{DD_TH} . In this state, the device is considered "off". The UCS2112 will not retain its digital states and register contents nor respond to SMBus/I ² C communications. The port power switch and bypass switch will be off. See Section 5.1.1 "Off State Operation". |
| Sleep | This is the lowest power state available. While in this state, the UCS2112 will retain digital functionality and wake to respond to SMBus/l ² C communications. See Section 5.1.2 "Sleep State Operation ". |
| Detect | The Detect power state should not be confused with the actual Attach / Removal Detection feature. Detect power state is both channels awaiting attachment. This is a lower-current power state. In this state, the device is actively looking for a portable device to be attached. While in this state, the UCS2112 will retain the configuration and charge rationing data, but it will not monitor the bus current. SMBus/I ² C communications will be fully functional. See Section 5.1.3 "Detect State Operation". |
| Error | This power state is entered when a Fault condition exists. Error power state is one or both channels in Fault Handling. This state is updated as Priority One. The Interrupt Status registers for each channel will update the fault detected per channel. Only the channel that has detected a fault will be affected since the other channel can remain active if no fault is detected. See Section 5.1.5 "Error State Operation". |
| Active | Active power state is one, or both channels active and sourcing current to the V _{BUS} Port. This state is updated as Priority Two. None of the channels have detected fault. This power state provides full functionality. While in this state, operations include activation of the port power switch, current limiting, and charge rationing. See Section 5.1.4 "Active State Operation". |

TABLE 5-1: POWER STATES DESCRIPTION

Table 5-2 shows the settings for the various power states, except Off and Error. If $V_{DD} < V_{DD_TH}$, the UCS2112 is in the Off state.

TABLE 5-2: POWER STATES CONTROL SETTINGS

| Power State | PWR_EN1 | PWR_EN2 | ATT_DET | Portable Device Attached | Behavior |
|----------------|----------|----------|---------|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Sleep | disabled | disabled | N/A | N/A | All switches disabled. |
| | | | | | V_{BUS} will be near ground potential. |
| | | | | | The UCS2112 wakes to respond to SMBus communications. |
| Detect | enabled | disabled | enabled | No | Automatic transition to Active state when conditions met for V_{BUS1} (see Section 5.1.3.1 "Automatic Transition from Detect to Active"). |
| | | | | | V_{BUS2} pins have very low current delivery capability. |
| | disabled | enabled | enabled | No | Automatic transition to Active state when conditions met for V_{BUS2} (see Section 5.1.3.1 "Automatic Transition from Detect to Active"). |
| | | | | | V_{BUS1} pins have very low current delivery capability. |
| | enabled | enabled | enabled | No | Automatic transition to Active state when conditions met for both V_{BUS1} and V_{BUS2} (see Section 5.1.3.1 "Automatic Transition from Detect to Active"). |

| Power State | PWR_EN1 | PWR_EN2 | ATT_DET | Portable Device Attached | Behavior |
|----------------|----------|----------|----------|--------------------------------|------------------------------------------------------------------------------------------------------------------------------------|
| Active | enabled | disabled | N/A | Yes | Port power switch is on during A_DET1=1 for V_{BUS1}. |
| | | | | | V_{BUS2} pins have very low current delivery capability. |
| | disabled | enabled | N/A | Yes | Port power switch is on during A_DET2=1 for V_{BUS2}. |
| | | | | | V_{BUS1} pins have very low current delivery capability. |
| | enabled | enabled | N/A | Yes | Port power switch is on during A_DET1=A_DET2=1 |
| | | | | | for V _{BUS1} and V _{BUS2} . |
| | enabled | disabled | disabled | N/A | Forced ACTIVE Power State: Port power switch is on at all times for V_{BUS1}. |
| | | | | | V_{BUS2} pins have very low current delivery capability. |
| | disabled | enabled | disabled | N/A | Forced ACTIVE Power State: Port power switch is on at all times for V_{BUS2}. |
| | | | | | V_{BUS1} pins have very low current delivery capability. |
| | enabled | enabled | disabled | N/A | Forced ACTIVE Power State: Port power switch is on at all times for V_{BUS1} and V_{BUS2}. |

TABLE 5-2: POWER STATES CONTROL SETTINGS (CONTINUED)

5.1.1 OFF STATE OPERATION


The device will be in the Off state if V_{DD} is less than V_{DD_TH} . When the UCS2112 is in the Off state, it will do nothing and all circuitry will be disabled. Digital register values are not stored and the device will not respond to SMBus commands.

5.1.2 SLEEP STATE OPERATION

The PWR_EN1 and PWR_EN2 pins may be used to cause the UCS2112 to enter/exit Sleep. These pins are AND'ed for Sleep mode.

When the UCS2112 is in the Sleep state, the device will be in its lowest-power state. The bypass switch and the port power switch will be disabled. The Attach and Removal Detection feature will be disabled. V_{BUS1} and V_{BUS2} will be near ground potential. The ALERT#1 and ALERT#2 pins will not be asserted. If asserted prior to entering the Sleep state, the ALERT# pin will be released. SMBus activity is limited to single byte read or write.

The first data byte read from the UCS2112 when it is in the Sleep state will wake it; however, the data to be read will return all 0's and should be considered invalid. This is a "dummy" read byte meant to wake the UCS2112. Subsequent read or write bytes will be accepted normally. After the dummy read, the UCS2112 will be in a higher-power state (see Figure 5-2). After communication has not occurred for $t_{\text{IDLE_SLEEP}}$, the UCS2112 will return to Sleep.



DETECT STATE OPERATION 5.1.3

When the UCS2112 is in the Detect state, the port power switch will be disabled. The V_{BUS} output will be connected to the V_{DD} voltage by a secondary bypass switch.

There are two methods for transitioning from the Detect state to the Active state: automatic and host-controlled.

5.1.3.1 Automatic Transition from Detect to Active

For the Detect state, enable PWR EN1 and/or PWR_EN2, and supply $V_{DD} \ge V_{DD}$ TH. When a portable device is attached and an Attach Detection event occurs, the UCS2112 will automatically transition to the Active state.

5.1.3.2 State Change from Detect to Active

When conditions cause the UCS2112 to transition from the Detect state to the Active state, the following occurs:

- The Attach Detection feature will be disabled; the Removal Detection feature remains enabled.
- The bypass switch will be turned off.
- · The discharge switch will be turned on briefly for t_{DISCHARGE}.
- · The port power switch will be turned on.

5.1.4 ACTIVE STATE OPERATION

Every time the UCS2112 enters the Active state, the port power switches are closed. The UCS2112 cannot be in the Active state (and therefore, the port power switch cannot be turned on) if any of the following conditions exist:

V_S < V_{S UVLO}

TABLE 5-3:

· PWR_EN1 and PWR_EN2 are disabled.

5.1.5 ERROR STATE OPERATION

The UCS2112 will enter the Error state from the Active state when any of the following events are detected:

- · The maximum allowable internal die temperature (T_{TSD}) has been exceeded.

COMMUNICATION DECODE

- An overcurrent condition has been detected.
- · An undervoltage condition on either V_{BUS} pin has been detected (see Section 5.3.4 "Undervoltage Lockout on VS").
- · A back-drive condition has been detected (see Section 5.3.2 "Back-voltage Detection").
- A discharge error has been detected.
- An overvoltage condition on the V_S pin.

The UCS2112 will enter the Error state from the Detect state when a back-drive condition has been detected on either port, or when the maximum allowable internal die temperature has been exceeded.

The UCS2112 will enter the Error state from the Sleep state when a back-drive condition has been detected.

When the UCS2112 enters the Error state, the port power switch and the V_{BUS} bypass switch will be disabled while the ALERT# pin is asserted (by default). They will remain off while in this power state. The UCS2112 will leave this state as determined by the fault handling selection.

With the auto-recovery fault handler, after the t_{CYCLE} time period, the UCS2112 will check that all of the error conditions have been removed.

If all of the error conditions have been removed, the UCS2112 will return to the Active state or Detect state, as applicable.

If the device is in the Error state and a Removal Detection event occurs, it will check the error conditions and then return to the power state defined.

5.2 Communication

The UCS2112 can operate in SMBus mode (see Section 8.0 "System Management Bus Protocol") or Stand-alone mode. The resistor connected to the COMM ILIM pin determines the operating mode and the hardware-set I_{LIM} setting, as shown in Table 5-3. Unless connected to GND or V_{DD}, the resistors in Table 5-3 are external pull-down resistors.

The SMBus address is specified in Section 8.2 "SMBus Address and RD/WR Bit".

| COMM_ILIM Pull Down Resistor (±1%) | PWR_EN1 and PWR_EN2 Polarity | I _{LIM} (A) | Total I _{LIM} (A) (Note 1) | Communication Mode |
|---------------------------------------|---------------------------------|----------------------|----------------------------------------|-----------------------|
| GND | Active-High | 0.53 | 0.53 + 0.53 | SMBus |
| 10 kΩ | Active-High | 0.96 | 0.96 + 0.96 | SMBus |
| 12 kΩ | Active-High | 1.07 | 1.07 + 1.07 | SMBus |
| 15 kΩ | Active-High | 1.28 | 1.28 + 1.28 | SMBus |
| 18 kΩ | Active-High | 1.6 | 1.6 + 1.6 | SMBus |

Note 1: The total maximum current depends on power dissipation characteristics of the design (see Table 1-1).

| TABLE 5-3: COMMONICATION DECODE (CONTINUED) | | | | | | | |
|---------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|
| PWR_EN1 and PWR_EN2 Polarity | I _{LIM} (A) | Total I _{LIM} (A) (Note 1) | Communication Mode | | | | |
| Active-High | 2.13 | 2.13 + 2.13 | SMBus | | | | |
| Active-High | 2.67 | 2.67 + 2.67 | SMBus | | | | |
| Active-High | 3.2 | 3.2 + 3.2 | SMBus | | | | |
| Active-Low | 0.53 | 0.53 + 0.53 | Stand-Alone | | | | |
| Active-Low | 0.96 | 0.96 + 0.96 | Stand-Alone | | | | |
| Active-Low | 1.07 | 1.07 + 1.07 | Stand-Alone | | | | |
| Active-Low | 1.28 | 1.28 + 1.28 | Stand-Alone | | | | |
| Active-Low | 1.6 | 1.6 + 1.6 | Stand-Alone | | | | |
| Active-Low | 2.13 | 2.13 + 2.13 | Stand-Alone | | | | |
| Active-Low | 2.67 | 2.67 + 2.67 | Stand-Alone | | | | |
| Active-Low | 3.2 | 3.2 + 3.2 | Stand-Alone | | | | |
| | PWR_EN1 and PWR_EN2 Polarity Active-High Active-High Active-High Active-Low Active-Low | PWR_EN1 and PWR_EN2 PolarityILIM (A)Active-High2.13Active-High2.67Active-High3.2Active-Low0.53Active-Low0.96Active-Low1.07Active-Low1.28Active-Low1.6Active-Low2.13Active-Low2.67 | PWR_EN1 and PWR_EN2 Polarity ILIM (A) Total ILIM (A) (Note 1) Active-High 2.13 2.13 + 2.13 Active-High 2.67 2.67 + 2.67 Active-High 3.2 3.2 + 3.2 Active-Low 0.53 0.53 + 0.53 Active-Low 0.96 0.96 + 0.96 Active-Low 1.07 1.07 + 1.07 Active-Low 1.28 1.28 + 1.28 Active-Low 1.6 1.6 + 1.6 Active-Low 2.13 2.13 + 2.13 | | | | |

TABLE 5-3: COMMUNICATION DECODE (CONTINUED)

Note 1: The total maximum current depends on power dissipation characteristics of the design (see Table 1-1).

5.3 Supply Voltages

5.3.1 V_{DD} SUPPLY VOLTAGE

The UCS2112 requires 4.5V to 5.5V present on the V_{DD} pin for core device functionality. Core device functionality consists of maintaining register states, wake-up upon SMBus/I²C query and Attach Detection.

5.3.2 BACK-VOLTAGE DETECTION

The back drive detector is functional in all power states (Sleep, Detect, and Active).

When in Sleep, the UCS2112 will enter the Error state from Sleep if a Back Drive condition was detected.

Whenever the following condition is true for either port, the port power switch will be disabled, the V_{BUS} bypass switch will be disabled and a back-voltage event will be flagged. This will cause the UCS2112 to enter the Error power state (see Section 5.1.5 "Error State Operation").

Note: The V_{BUS} voltage exceeds the V_S and/or the V_{DD} pin voltage by V_{BV_TH} and the port power switch is closed. The port power switch will be opened immediately. If the condition lasts for longer than t_{MASK} , then the UCS2112 will enter the Error state. Otherwise, the port power switch will be turned on as soon as the condition is removed.

5.3.3 BACK-DRIVE CURRENT PROTECTION

If a portable device is attached that is self-powered, it may drive the V_{BUS} port to its power supply voltage level; however, the UCS2112 is designed such that leakage current from the V_{BUS} pins to the V_{DD} and/or the V_S pin shall not exceed I_{BD_1} (if the V_{DD} and/or V_S voltage is zero) or I_{BD_2} (if the V_{DD} and/or V_S voltage exceeds V_{DD_TH}).

5.3.4 UNDERVOLTAGE LOCKOUT ON V_S

The UCS2112 requires a minimum voltage (V_{S_UVLO}) be present on the V_S pin for Active power state.

5.3.5 OVERVOLTAGE DETECTION AND LOCKOUT ON V_S/V_{DD}

The UCS2112 port power switch will be disabled if the voltage on the V_S pin exceeds a voltage (V_{S_OV}) for longer than the specified time (t_{MASK}). This will cause the device to enter the Error state.

5.3.6 PWR_EN1 AND PWR_EN2 INPUT

The PWR_EN control affects the power state and enables the port power switch to be turned on if conditions are met (see Table 5-2). The port power switch cannot be closed if PWR_EN is disabled. However, if PWR_EN is enabled, the port power switch is not necessarily closed (see Section 5.1.4 "Active State Operation"). In SMBus mode, the PWR_EN1 and PWR_EN2 pins states will be ignored by the UCS2112 if the PIN_IGN Configuration bit is set; otherwise, the PWR_EN1S and PWR_EN2S Configuration bits are checked along with the pins.

Discrete Output Pins 5.4

5.4.1 ALERT#1 AND ALERT#2 OUTPUT PINS


The UCS2112 has two independent ALERT# out pins. ALERT#1 is tied to the status of the V_{BUS1} pin. ALERT#2 is tied to the status of the V_{BUS2} pin.

The ALERT# pin is an active-low open-drain interrupt to the host controller. The ALERT# pin is asserted when an error occurs. The ALERT# pin can also be asserted when the LOW CUR (portable device is pulling less current and may be finished charging) or TREG (thermal regulation temperature exceeded) bits are set and linked. Also, when charge rationing is enabled, the ALERT# pin is asserted by default when the current rationing threshold is reached (as determined by RTN BEH<1:0>). The ALERT# pin is released when all error conditions that may assert the ALERT# pin (such as an error condition, charge rationing, and TREG and LOW CUR if linked) have been removed or reset as necessary.

5.4.2 **BOOST# OUTPUT PIN**

The UCS2112 provides a BOOST# output pin to compensate for voltage drops during high loads. The BOOST# pin is an active-low, open-drain output that would be connected to a resistor in the DC-DC Converter's feedback error voltage loop (see Figure 5-3).

BOOST# pin is asserted The when V_{BUS} Current > I_{BOOST}. I_{BOOST} typical value is 1.9A. The BOOST# is OR'ed for both V_{BUS1} and V_{BUS2} ports. When the BOOST# pin is asserted, it will remain in this state for at least $t_{\text{BOOST}\ \text{MAT}}$ (minimum assertion time).





5.5 **Discrete Input Pins**

5.5.1 COMM ILIM INPUT

The COMM ILIM input determines the communications mode, as shown in Table 7-1. This is also the hardware strap for MAX Current Limit.

5.5.2 SMCLK

When operated in Stand-Alone mode, this pin should be tied to ground. When the UCS2112 is configured for SMBus communications, the SMCLK is the clock input.

5.5.3 SMDATA

When used in Stand-Alone, this pin should be tied to ground.

When the UCS2112 is configured for SMBus communications, the SMDATA is the data input/output.

6.0 DETECT STATE


6.1 Device Attach / Removal Detection

The UCS2112 can detect the attachment and removal of a portable device on the V_{BUS1} or V_{BUS2} ports.

| Note: | By default, device attach / removal detec- | | | | | | |
|-------|--------------------------------------------|---------------------------------------------|-------|---------|-----|---|----|
| | tion | tion feature is disabled. It can be enabled | | | | | |
| | by | clearing | ATT_D | DISABLE | bit | 6 | in |
| | Reg | gister 9-9. | | | | | |

6.1.1 V_{BUS} BYPASS SWITCH

The UCS2112 contains circuitry to provide V_{BUS} current as shown in Figure 6-1. In the Detect state, V_{DD} is the voltage source; in the Active state, V_S is the voltage source. The bypass switch and the port power switch are never both on at the same time.



While the V_{BUS} bypass switch is active, the current available to a portable device will be limited to I_{BUS_BYP} and the Attach Detection feature will be active.

6.1.2 ATTACH DETECTION

The primary Attach Detection feature is only active in the Detect power state. When active, this feature constantly monitors the current load on the V_{BUS1} or V_{BUS2} pins. If the current drawn by a portable device is greater than I_{DET_QUAL} for longer than t_{DET_QUAL} , an Attach Detection event occurs. This will cause the A_DET# Status bits to be set.

Until the port power switch is enabled, the current available to a portable device will be limited to that used to detect device attachment (I_{DET_QUAL}). Once an Attach Detection event occurs, the UCS2112 will wait for the PWR_EN control to be enabled (if not already). When PWR_EN is enabled and V_S is above the threshold, the UCS2112 will activate the V_{BUS} port power switch and operate in Active state.

6.1.3 REMOVAL DETECTION

The Removal Detection feature will be active in the Active and Detect power states. This feature monitors the current load on the V_{BUS1} and V_{BUS2} pins. If this load drops to less than $I_{REM_QUAL_DET}$ for longer than t_{REM_QUAL} , a Removal Detection event is flagged.

When a Removal Detection event is flagged, the following will be done:

- 1. Disable the port power switch and the bypass switch.
- 2. Set the REM Status register bit.
- Enable an internal discharging device that will discharge the V_{BUS} line within t_{DISCHARGE}.
- Once the V_{BUS} pin has been discharged, the device will return to the Detect state regardless of the PWR_EN control state.

NOTES:

7.0 USB PORT POWER SWITCH

To assure compliance to various charging specifications, the UCS2112 contains a USB port power switch that supports two current-limiting modes: Trip and Constant current (variable slope). The current limit (I_{LIM}) is pin selectable (and may be updated via the register set). The switch also includes soft start circuitry and a separate short-circuit current limit.

The port power switch is on in the Active state (except when V_{BUS} is discharging).

Note: If a load that draws between 2 mA and 7 mA is connected to the port power switch, a voltage ripple between 40-90 mV_{PP} is observed at the V_{BUS} output. This behavior is normal and it does not affect the charging process when a portable device is connected.

7.1 Current Limiting

7.1.1 CURRENT LIMIT SETTING

The UCS2112 hardware set current limit, I_{LIM} , can be one of eight values. This resistor value is read once upon UCS2112 power-up. The current limit can be changed via the SMBus/I²C after power-up; however, the programmed current limit cannot exceed the hardware set current limit. Unless connected to V_{DD}, the resistors in Table 7-1 are pull-down resistors.

At power-up, the communication mode (Stand-alone or SMBus/ l^2 C) and hardware current limit (I_{LIM}) are determined via the pull-down resistor (or pull-up resistor if connected to V_{DD}) on the COMM_ILIM pin, as shown in Table 7-1.

7.1.2 SHORT-CIRCUIT OUTPUT CURRENT LIMITING

Short-circuit current limiting occurs when the output current is above the selectable current limit (I_{LIMx}). This event will be detected and the current will immediately be limited (within t_{SHORT_LIM} time). If the condition remains, the port power switch will flag an Error condition and enter the Error state.

7.1.3 SOFT START

When the PWR_EN control changes states to enable the port power switch, or an Attach Detection event occurs in the Detect power state and the PWR_EN control is already enabled, the UCS2112 invokes a soft start routine for the duration of the V_{BUS} rise time (t_{R_BUS}). This soft start routine will limit current flow from V_S into V_{BUS} while it is active. This circuitry will prevent current spikes due to a step in the portable device current draw.

In the case when a portable device is attached while the PWR_EN pin is already enabled, if the bus current exceeds I_{LIM} , the UCS2112 current limiter will respond within a specified time (t_{SHORT_LIM}) and will operate normally at this point. The C_{BUS} capacitor will deliver the extra current, if any, as required by the load change.

| TABLE 7-1: | ILIM DECODE |
|------------|-------------|
| | |

| TADLE /-I. | | | | | |
|----------------------------------------------------------------------------------------------------------------------|---------------------------------------|----------------------|----------------------------------------|--|--|
| COMM_ILIM Pull Down Resistor (±1%) | PWR_EN1 and PWR_EN2 Polarity | I _{LIM} (A) | Total I _{LIM} (A) (Note 1) | | |
| GND | Active-High | 0.53 | 0.53 + 0.53 | | |
| 10 kΩ | Active-High | 0.96 | 0.96 + 096 | | |
| 12 kΩ | Active-High | 1.07 | 1.07 + 1.07 | | |
| 15 kΩ | Active-High | 1.28 | 1.28 + 1.28 | | |
| 18 kΩ | Active-High | 1.6 | 1.6 + 1.6 | | |
| 22 kΩ | Active-High | 2.13 | 2.13 + 2.13 | | |
| 27 kΩ | Active-High | 2.67 | 2.67 + 2.67 | | |
| 33 kΩ | Active-High | 3.2 | 3.2 + 3.2 | | |
| 47 kΩ | Active-Low | 0.53 | 0.53 + 0.53 | | |
| 56 kΩ | Active-Low | 0.96 | 0.96 + 0.96 | | |
| 68 kΩ | Active-Low | 1.07 | 1.07 + 1.07 | | |
| 82 kΩ | Active-Low | 1.28 | 1.28 + 1.28 | | |
| 100 kΩ | Active-Low | 1.6 | 1.6 + 1.6 | | |
| 120 kΩ | Active-Low | 2.13 | 2.13 + 2.13 | | |
| 150 kΩ | Active-Low | 2.67 | 2.67 + 2.67 | | |
| V _{DD} | Active-Low | 3.2 | 3.2 + 3.2 | | |
| Note 1: The total maximum current depends on power dissipation characteristics of the design (see Table 1-1). | | | | | |
| 7 1 4 CURRENT LIMITING MODES | | | | | |

7.1.4 CURRENT LIMITING MODES

The UCS2112 current limiting has two modes: trip and constant current (variable slope). Either mode functions at all times when the port power switch is closed. When operating in the Detect power state, the current capacity at V_{BUS} is limited to I_{BUS_BYP} as described in **Section 6.1.1 "VBUS Bypass Switch"**.


7.1.4.1 Trip Mode

When using trip current limiting, the UCS2112 USB port power switch functions as a low resistance switch and rapidly turns off if the current limit is exceeded. While operating using trip current limiting, the V_{BUS} output voltage will be held relatively constant (equal to the V_S voltage minus the $R_{ON} \times I_{BUS}$ current) for all current values up to the I_{LIM} .

If the current drawn by a portable device exceeds ${\rm I}_{\rm LIM},$ the following occurs:

- 1. The port power switch will be turned off (Trip action).
- 2. The UCS2112 will enter the Error state and assert the ALERT# pin.
- 3. The fault handling circuitry will then determine subsequent actions.

Figure 7-1 shows operation of current limits in trip mode with the shaded area representing the USB 2.0 specified V_{BUS} range. Dashed lines indicate the port power switch output will go to zero (e.g., trip) when I_{LIM} is exceeded. Note that operation at all possible values of I_{LIM} are shown in Figure 7-1 for illustrative purposes only; in actual operation only one I_{LIM} can be active at any time.



7.1.4.2 Constant Current Limiting (Variable Slope)

Constant current limiting is used when the current drawn is greater than I_{LIM} (and $I_{LIM} \leq$ 1.6A). In CC mode, the port power switch allows the attached portable device to reduce V_{BUS} output voltage to less than the input V_S voltage while maintaining current delivery. The V/I slope depends on the user set $_{ILIM}$ value. This slope is held constant for a given I_{LIM} value.

This mode is specifically provided for devices that rely on resistive means to reduce V_{BUS} voltage for direct battery charging or to allow portable devices a means to "test" charger capacity. See Figure 7-2.




FIGURE 7-2:

Constant Current Example.

Figure 7-3 shows operation of current limits while using CC mode. Unlike trip mode, once I_{BUS} current exceeds I_{LIM} , operation continues at a reduced voltage and increased current. Note that the shaded area representing the USB 2.0 specified V_{BUS} range is now restricted to an upper current limit of I_{BUS} _R2MIN. Note that the UCS2112 will heat up along each load line as voltage decreases. If the internal temperature exceeds the T_{REG} or T_{TSD} thresholds, the port power switch will open. Also note that when the V_{BUS} voltage is brought low enough (below V_{BUS} _MIN), the port power switch will open.




FIGURE 7-3: Current Limiting in CC Mode.

7.2 USB Port Power Profiles

The UCS2112 combines the qualities of traditional USB port power switches with USB port power profiles set forth in the USB-IF BC1.2 specification. USB port power profiles consist of distinct voltage-current operation regions defined by "keep-out" and "operation" regions.

While operating in CC mode, the UCS2112 provides voltage-current output operating profiles that are specified by two keep-out regions.

If the current reaches the I_{BUS_R2MIN} setting for longer than t_{MASK} , the UCS2112 enters the Error state and an Overcurrent event is flagged.

If the V_{BUS} voltage ever goes below the no operation lower-voltage keep-out (V_{BUS_MIN}) value for longer than t_{MASK} , the port power switch is disabled and a keep-out violation is flagged (by setting the MIN_KEEP_OUT Status bit). This will cause the device to enter the Error state.

Figure 7-4 illustrates the relationship between these USB port power profile parameters.

7.2.1 OPERATION WITHIN A USB PORT POWER PROFILE

An attached device may be constrained to operate within the boundaries of a USB port power profile by setting the value of I_{LIM} less than the USB port power profile I_{BUS_R2MIN} value. In this case, the port power switch will be in Trip mode up until I_{LIM} is exceeded. At which point, the switch will transition into CC mode. If the attached device reduces the output voltage to less than V_{BUS_MIN} , the switch will trip and terminate charging.





FIGURE 7-4: $I_{LIM} < I_{BUS_{R2MIN}}$ Example.

| The CC mode of operation is possible only | | | | |
|----------------------------------------------------|--|--|--|--|
| up to 1.6A. As long as the value of I_{LIM} is | | | | |
| less than the fixed port power profile | | | | |
| I _{BUS R2MIN} value, CC mode is possible. | | | | |
| Otherwise, the USB port power switch will | | | | |
| operate in trip mode operation. | | | | |
| | | | | |

7.2.2 OPERATION OUTSIDE OF A USB PORT POWER PROFILE

An attached device may be allowed to operate outside of the boundaries of a USB port power profile by setting the value of I_{LIM} greater than the USB port power profile I_{BUS_R2MIN} value. This is the default operation for all portable devices. In this case, the USB port power switch will operate in Trip mode until the bus current reaches the I_{LIM} value. Once the I_{LIM} value has been exceeded, the port power switch will open and terminate charging. Figure 7-5 illustrates an example of current limiting in this configuration.



7.3 Thermal Management and Voltage Protection

7.3.1 THERMAL MANAGEMENT

The UCS2112 utilizes two-stage internal thermal management. The first stage is Dynamic Thermal Management, and the second stage is Fixed Thermal Shutdown.

7.3.1.1 Dynamic Thermal Management

For the first stage (active in both current-limiting modes), referred to as Dynamic Thermal Management, the UCS2112 automatically adjusts port power switch limits and modes to lower power dissipation when the thermal regulation temperature value is approached, as described in this section.

If the internal temperature exceeds the T_{REG} value, the port power switch is opened, the current limit (I_{LIM}) will be lowered by one step and a timer is started (t_{DC_TEMP}). When this timer expires, the port power switch is closed and the internal temperature will be checked again. If it remains above the T_{REG} threshold, the UCS2112 will repeat this cycle (open port power switch and reduce the I_{LIM} setting by one step) until I_{LIM} reaches its minimum value.

If the UCS2112 is operating using Constant Current Limiting (variable slope) and the I_{LIM} setting has been reduced to its minimum set point and the temperature is still above T_{REG} , the UCS2112 will switch to operating using trip current limiting. This will be done by reducing the I_{BUS_R2MIN} setting to 100 mA and restoring the I_{LIM} setting to the value immediately below the programmed setting (e.g., if the programmed I_{LIM} is 2.13A, the value will be set to 1.6A). If the temperature continue this cycle (open the port power switch and reduce the I_{LIM} setting by one step).

If the UCS2112 internal temperature drops below T_{REG} - T_{REG_HYST} , the UCS2112 will take action based on the following:

- If the Current Limit mode changed from CC mode to Trip mode, then a timer is started. When this timer expires, the UCS2112 will reset the port power switch operation to its original configuration, allowing it to operate using Constant Current Limiting (variable slope).
- 2. If the Current Limit mode did not change from CC mode to Trip mode, or was already operating in Trip mode, the UCS2112 will reset the port power switch operation to its original configuration.

If the UCS2112 is operating using Trip Current Limiting and the I_{LIM} setting has been reduced to its minimum set point and the temperature is above T_{REG}, the port power switch will be closed and the current limit will be held at its minimum setting until the temperature drops below T_{REG} - T_{REG} HYST.

7.3.1.2 Thermal Shutdown

The second stage of thermal management consists of a hardware implemented thermal shutdown corresponding to the maximum allowable internal die temperature (T_{TSD}). If the internal temperature exceeds this value, the port power switches (both ports) will immediately be turned off until the temperature is below T_{TSD} - T_{TSD_HYST}.

7.4 V_{BUS} Discharge

The UCS2112 will discharge V_{BUS} through an internal 100Ω resistor when at least one of the following conditions occurs:

- The PWR_EN control is disabled (triggered on the inactive edge of the PWR_EN control).
- A portable device Removal Detection event is flagged if the Attach/Removal Detect feature is enabled (by default it is disabled).
- The V_S voltage drops below a specified threshold (V_{S_UVLO}) that causes the port power switch to be disabled.
- When commanded into the Sleep power state.
- Upon recovery from the Error state.
- When commanded via the SMBus in the Active state.
- Any time the port power switch is activated after the V_{BUS} bypass switch has been on (i.e., whenever V_{BUS} voltage transitions from being driven from V_{DD} to being driven from V_S, such as going from Detect to Active power state) if the Attach/Removal Detect feature is enabled (by default it is disabled).
- Any time the V_{BUS} bypass switch is activated after the port power switch has been on (i.e., going from Active to Detect power state) if the Attach/Removal Detect feature is enabled (by default it is disabled).

When the V_{BUS} discharge circuitry is activated at the end of the t_{DISCHARGE} time, the UCS2112 will confirm that V_{BUS} was discharged. If the V_{BUS} voltage is not below the V_{TEST} level, a discharge error will be flagged (by setting the DISCH_ERR(1/2) Status bit) and the UCS2112 will enter the Error state.

7.5 Charge Rationing Interactions

When charge rationing is active, regardless of the specified behavior, the UCS2112 will function normally until the charge rationing threshold is reached. Note that charge rationing is only active when the UCS2112 is in the Active state, and it does not automatically reset when a Removal or Attach Detection event occurs. This allows charging of sequential portable devices while charge is being rationed, which means that the accumulated power given to several portable devices will still be held to the stated rationing limit.

Changing the charge rationing behavior will have no effect on the charge rationing data registers. If the behavior is changed prior to reaching the charge rationing threshold, this change will occur and be transparent to the user. When the charge rationing threshold is reached, the UCS2112 will take action as shown in Table 7-2. If the behavior is changed after the charge rationing threshold has been reached, the UCS2112 will immediately adopt the newly programmed behavior, clearing the ALERT# pin and restoring switch operation respectively (see Table 7-4).

| | RTN_BEH (1 or 2) <1:0> Behavior | | Actions taken | Notes | |
|---|------------------------------------|---------------------------------------|-----------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| 1 | 0 | | | | |
| 0 | 0 | Report | ALERT# pin asserted. | | |
| 0 | 1 | Report and Disconnect (default) | ALERT# pin asserted. Port power switch disconnected. | All bus monitoring is still active. Toggling the PWR_EN control will cause the device to change power states as defined by the registers; however, the port power switch will remain off until the rationing circuitry is reset. Fur- thermore, the bypass switch will not be turned on if enabled via the Attach Detection. | |
| 1 | 0 | Disconnect and Go to Sleep | Port power switch dis- connected. Device will enter the Sleep state. | All V_{BUS} and V_{S} monitoring will be stopped. Toggling the PWR_EN control will have no effect on the power state until the rationing circuitry is reset. | |
| 1 | 1 | Ignore | Take no further action. | | |

TABLE 7-2: CHARGE RATIONING BEHAVIOR

TABLE 7-3:CHARGE RATIONING RESET BEHAVIOR

| Behavior | Reset Actions |
|-----------------------|----------------------------------------------------------------------------------------------------------------|
| Report | 1. Reset the Total Accumulated Charge registers. |
| | 2. Clear the RATION Status bit. |
| | 3. Release the ALERT# pin. |
| Report and Disconnect | 1. Reset the Total Accumulated Charge registers. |
| | 2. Clear the RATION Status bit. |
| | 3. Release the ALERT# pin. |
| | Check the PWR_EN controls and enter the indicated power state if the controls changed. |
| Disconnect and | 1. Reset the Total Accumulated Charge registers. |
| Go to Sleep | 2. Clear the RATION Status bit. |
| | Check the PWR_EN controls and enter the indicated power state if the controls changed. |
| Ignore | 1. Reset the Total Accumulated Charge registers. |
| | 2. Clear the RATION Status bit. |

| Previous Behavior | New Behavior | Actions Taken | | | | | |
|--------------------------|-------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|--|
| Ignore | Report | Assert ALERT# pin. | | | | | |
| | Report and Disconnect | Assert ALERT# pin. Open port power switch. See the Report and Disconnect (default) in Table 7-2. | | | | | |
| | Disconnect and Go to Sleep | Open port power switch. Enter the Sleep state. See the Disconnect and Go to Sleep in Table 7-2. | | | | | |
| Report | Ignore | Release ALERT# pin. | | | | | |
| | Report and Disconnect | Open port power switch. See the Report and Disconnect (default) in Table 7-2. | | | | | |
| | Disconnect and Go to Sleep | Release the ALERT# pin. Open the port power switch. Enter the Sleep state. See the Disconnect and Go to Sleep in Table 7-2. | | | | | |
| Report and Disconnect | Ignore | Release the ALERT# pin. Check the PWR_EN controls and enter the indicated power state if the controls changed. | | | | | |
| | Report | Check the PWR_EN controls and enter the indicated power state if the control changed. | | | | | |
| | Disconnect and Go to Sleep | Release the ALERT# pin. Enter the Sleep state. See the Disconnect and Go to Sleep in Table 7-2. | | | | | |
| Disconnect and go to | Ignore | Check the PWR_EN controls and enter the indicated power state if the controls changed. | | | | | |
| Sleep | Report | Assert the ALERT# pin. Check the PWR_EN controls and enter the indicated power state if the controls changed. | | | | | |
| | Report and Disconnect | Assert the ALERT# pin. Check the PWR_EN controls to determine the power state then enter that state except that the port power switch and bypass switch will not be closed. | | | | | |

TABLE 7-4: EFFECTS OF CHANGING RATIONING BEHAVIOR AFTER THRESHOLD REACHED

If the RTN_EN control is set to '0' prior to reaching the charge rationing threshold, rationing will be disabled and the Total Accumulated Charge registers will be cleared. If the RTN_EN control is set to '0' after the charge rationing threshold has been reached, the following additional steps occur:

- 1. RATION Status bit will be cleared.
- 2. The ALERT# pin will be released if asserted by the rationing circuitry and no other conditions are present.
- 3. The PWR_EN controls are checked to determine the power state.

Setting the RTN_RST control to '1' will automatically reset the Total Accumulated Charge registers to 00_00h. If this is done prior to reaching the charge rationing threshold, the data will continue to be accumulated restarting from 00_00h. If this is done after the charge rationing threshold is reached, the UCS2112 will take action as shown in Table 7-3.

7.6 Fault Handling Mechanism

The UCS2112 has two modes for handling faults:

- Latch (latch-upon-fault)
- Auto-recovery (automatically attempt to restore the Active power state after a fault occurs).

If the SMBus is actively utilized, auto-recovery fault handling is the default error handler as determined by the LATCH_SET bit. Faults include overcurrent, overvoltage (on V_S), undervoltage (on V_{BUS}), back-voltage (V_{BUS} to V_S or V_{BUS} to V_{DD}), discharge error, and maximum allowable internal die temperature (T_{TSD}) exceeded. Faults do not include keep-out violations except V_{BUS} MIN.

7.6.1 AUTO-RECOVERY FAULT HANDLING

When the LATCH_SET bit is low, auto-recovery fault handling is used. When an error condition is detected, the UCS2112 will immediately enter the Error state and assert the ALERT# pin. Independently from the host controller, the UCS2112 will wait a preset time (t_{CYCLE}), check error conditions (t_{TST}), and restore Active operation if the error condition(s) no longer exist. If all other conditions that may cause the ALERT# pin to be asserted have been removed, the ALERT# pin will be released. A short-circuit auto-recovery example is provided in Figure 7-6.




FIGURE 7-6: Error Recovery.

7.6.2 LATCHED FAULT HANDLING

When the LATCH_SET bit is high, latch fault handling is used. When an error condition is detected, the UCS2112 will enter the Error power state and assert the ALERT# (1 or 2) pin. Upon command from the host controller (by toggling the PWR_EN (1, or 2) pin control from enabled to disabled or by clearing the ERR bit via SMBus), the UCS2112 will check error conditions once and restore Active operation if error conditions no longer exist. If an error condition still exists, the host controller is required to issue the command again to check error conditions.

If the ALERT# pin is asserted and the Interrupt Status registers (addresses 03h or 04h) are not read, the corresponding ALERT# pin remains asserted until the corresponding PWR_EN pin is toggled.

If the ALERT# pin is asserted and the Interrupt Status registers are read, the ALERT# pin will deassert, but the UCS will remain in error state until the ERR bit is cleared via SMBus or the PWR EN pin is toggled.

8.0 SYSTEM MANAGEMENT BUS PROTOCOL

In SMBus mode, the UCS2112 communicates with a host controller, such as an Microchip PIC[®] microcontroller or hub, through the SMBus. The SMBus is a two-wire serial communication protocol between a computer host and its peripheral devices. A detailed timing diagram is shown in Figure 1-1. Stretching of the SMCLK signal is supported; however, the UCS2112 will not stretch the clock signal.

8.1 SMBus Start Bit

The SMBus Start bit is defined as a transition of the SMBus Data line from a logic '1' state to a logic '0' state while the SMBus Clock line is in a logic '1' state.

8.2 SMBus Address and RD/WR Bit

The SMBus Address Byte consists of the 7-bit client address followed by the RD/WR indicator bit. If this RD/WR bit is a logic '0', the SMBus Host is writing data to the client device. If this RD/WR bit is a logic '1', the SMBus Host is reading data from the client device.

The UCS2112 with the order code UCS2112-1-V/G4 has the SMBus address $57h - 1010_{111}(r/w)$.

Customers should contact their distributor, representatives or field application engineer (FAE) for additional SMBus addresses. Local sales offices are also available to help customers. A list of sales offices and locations is included in the back of this document.

8.3 SMBus Data Bytes

All SMBus Data bytes are sent Most Significant bit first and composed of 8 bits of information.

8.4 SMBus ACK and NACK Bits

The SMBus client will acknowledge all data bytes that it receives. This is done by the client device pulling the SMBus Data line low after the 8th bit of each byte that is transmitted. This applies to both the Write Byte and Block Write protocols.

The Host will NACK (not acknowledge) the last data byte to be received from the client by holding the SMBus data line high after the 8th data bit has been sent. For the Block Read protocol, the Host will ACK (acknowledge) each data byte that it receives except the last data byte.

8.5 SMBus Stop Bit

The SMBus Stop bit is defined as a transition of the SMBus Data line from a logic '0' state to a logic '1' state while the SMBus clock line is in a logic '1' state. When the UCS2112 detects an SMBus Stop bit and it has been communicating with the SMBus protocol, it will reset its client interface and prepare to receive further communications.

8.6 SMBus Time-out

The UCS2112 includes an SMBus time-out feature. If the clock is held at logic '0' for $t_{TIMEOUT}$, the device can time out and reset the SMBus interface. The SMBus interface can also reset if both the clock and data lines are held at a logic '1' for t_{IDLE_RESET} . Communication is restored with a Start condition.

The time-out function defaults to disabled. It can be enabled by clearing the DIS_TO bit in the General Configuration 3 register (see Register 9-9).

8.7 SMBus and I²C Compliance

The major difference between SMBus and I^2C devices is highlighted in this section. For complete compliance information, refer to the SMBus 2.0 specification and Application Note AN14.0 "*Microchip Dedicated Slave Devices in I*²*C Systems*" (DS00001853).

- UCS2112 supports I²C fast mode at 400 kHz. This covers the SMBus maximum time of 100 kHz.
- The minimum frequency for SMBus communications is 10 kHz.
- The client protocol will reset if the clock is held low longer than 30 ms. This time-out functionality is disabled by default in the UCS2112 and can be enabled by clearing the DIS_TO bit. I²C does not have a time out.
- Except when operating in Sleep, the client protocol will reset if both the clock and the data line are logic '1' for longer than 200 μ s (Idle condition). This function is disabled by default in the UCS2112 and can be enabled by clearing the DIS_TO bit. I²C does not have an Idle condition.
- I²C devices do not support the Alert Response Address functionality (which is optional for SMBus).
- I²C devices support block read and write differently. I²C protocol allows for unlimited number of bytes to be sent in either direction. The SMBus protocol requires that an additional data byte indicating number of bytes to read/write is transmitted. The UCS2112 supports I²C formatting only.

8.8 SMBus Protocols

The UCS2112 is SMBus 2.0-compatible and supports Send Byte, Read Byte, Block Read, Receive Byte as valid protocols as shown below. The UCS2112 also supports the I²C block read and block write protocols. The device supports Write Byte, Read Byte, and Block Read/Block Write. All of the below protocols use the convention in Table 8-1.

| Data Sent to Device | Data Sent to the Host |
|---------------------|-----------------------|
| Data sent | Data sent |

8.9 SMBus Write Byte

The Write Byte is used to write one byte of data to a specific register as shown in Table 8-2.

| START | Slave Address | WR | ACK | Reg. Addr. | АСК | Register Data | АСК | STOP |
|-------------------|------------------|----|-----|------------|-----|---------------|-----|-------------------|
| $1 \rightarrow 0$ | YYYY_YYY | 0 | 0 | XXh | 0 | XXh | 0 | $0 \rightarrow 1$ |

8.10 SMBus Read Byte

The Read Byte protocol is used to read one byte of data from the registers as shown in Table 8-3.

TABLE 8-3: READ BYTE PROTOCOL

| START | Slave Address | WR | ACK | Register Address | ACK | |
|-------------------|---------------|----|-----|------------------|------|-------------------|
| $1 \rightarrow 0$ | YYYY_YYY | 0 | 0 | XXh | 0 | |
| START | Slave Address | RD | ACK | Register Data | NACK | STOP |
| $1 \rightarrow 0$ | YYYY_YYY | 1 | 0 | XXh | 1 | $0 \rightarrow 1$ |

8.11 Block Write

The Block Write is used to write multiple data bytes to a group of contiguous registers, as shown in Table 8-4. It is an extension of the Write Byte Protocol.

TABLE 8-4: BLOCK WRITE PROTOCOL

| ſ | START | Slave Address | WR ACK | | Register | АСК | Repeat N Ti | mes | STOP |
|---|-------------------|---------------|--------|-----|----------|-----|---------------|-----|-------------------|
| | START | Slave Address | VVIX | ACK | Address | AUN | Register Data | ACK | 310F |
| ľ | $1 \rightarrow 0$ | YYYY_YYY | 0 | 0 | XXh | 0 | XXh | 0 | $0 \rightarrow 1$ |

8.12 Block Read

The Block Read is used to read multiple data bytes from a group of contiguous registers, as shown in Table 8-5. It is an extension of the Read Byte Protocol.

TABLE 8-5:BLOCK READ PROTOCOL

| START | Slave Address | WR | ACK | Register Address ACK | | | | | | |
|-------------------|---------------|----|-----|-------------------------|-----|-----------------------|------|-------------------|------|------|
| $1 \rightarrow 0$ | YYYY_YYY | 0 | 0 | XXh | 0 | | | | | |
| START | Slave Address | RD | АСК | Repeat N Times | | Repeat N Times | | Register Data | NACK | STOP |
| JIANI | Slave Address | ND | ACK | Register Data | ACK | Register Data | MACK | 310P | | |
| $1 \rightarrow 0$ | YYYY_YYY | 1 | 0 | XXh | 0 | XXh | 1 | $0 \rightarrow 1$ | | |

Note: The Block Write and Block Read protocols require that the Address Pointer be automatically incremented. For a write command, the Address Pointer will be automatically incremented when the ACK is sent to the host. There are no over or under bound limit checking and the Address Pointer will wrap around from FFh to 00h if necessary.

8.13 SMBus Send Byte

The Send Byte protocol is used to set the internal address register pointer to the correct address location. No data is transferred during the Send Byte protocol as shown in Table 8-6.

| Note 1: | The SMBus Send Byte command is |
|---------|------------------------------------------|
| | expected to be followed by the SMBus |
| | Receive Byte command. When two |
| | SMbus Send Byte commands are sent in |
| | a row, the first command receives an ACK |
| | and will be processed by the UCS2112, |
| | but the second command receives a |
| | NACK, and will be ignored. |

TABLE 8-6: SEND BYTE PROTOCOL

| START | Slave Address | WR | ACK | Register Address | ACK | STOP |
|-------------------|---------------|----|-----|------------------|-----|-------------------|
| $1 \rightarrow 0$ | YYYY_YYY | 0 | 0 | XXh | 0 | $0 \rightarrow 1$ |

8.14 SMBus Receive Byte

The Receive Byte protocol is used to read data from a register when the internal register Address Pointer is known to be at the right location (e.g., set via Send Byte). This is used for consecutive reads of the same register as shown in Table 8-7.

TABLE 8-7: RECEIVE BYTE PROTOCOL

| START | Slave Address | RD | ACK | Register Data | NACK | STOP |
|-------------------|---------------|----|-----|---------------|------|-------------------|
| $1 \rightarrow 0$ | YYYY_YYY | 1 | 0 | XXh | 1 | $0 \rightarrow 1$ |

8.14.1 STAND-ALONE OPERATING MODE

Stand-alone mode allows the UCS2112 to operate without active SMBus/l²C communications. Stand-alone mode can be enabled by connecting a pull-down resistor greater or equal to 47 k Ω on the COMM_ILIM pin as shown in Table 5-3.The SMCLK pin should be tied to ground in this mode.

9.0 **REGISTER DESCRIPTION**

The registers shown in Table 9-1 are accessible through the SMBus or I²C. An entry of '—' indicates that the bit is not used. Writing to these bits will have no effect and reading these bits will return '0'. Writing to a reserved bit may cause unexpected results and reading from a reserved bit will return either '1' or '0' as indicated in the bit description. While in the Sleep state, the UCS2112 will retain configuration and charge rationing data as indicated in the text. If a register does not indicate that data will be retained in the Sleep power state, this information will be lost when the UCS2112 enters the Sleep power state.

| Register Address | Register Name | R/W | Function | Default Value | Page No. |
|---------------------|-----------------------------------------------------|----------|------------------------------------------------------------------------|------------------|-------------|
| 00h | Port 1 Current Measurement | R | Stores the current measurement for port 1 | 00h | 38 |
| 01h | Port 2 Current Measurement | R | Stores the current measurement for port 2 | 00h | 38 |
| 02h | V _{BUS} Port Status | R | Indicates Load Share V _{BUS} Port and general status | 00h | 39 |
| 03h | Interrupt Status1 | See Text | Indicates why ALERT# pin asserted for port 1 | 00h | 40 |
| 04h | Interrupt Status2 | See Text | Indicates why ALERT# pin asserted for port 2 | 00h | 42 |
| 0Fh | General Status1 | R/R-C | Indicates General Status for port 1 | 00h | 44 |
| 10h | General Status2 | R/R-C | Indicates General Status for port 2 | 00h | 45 |
| 11h | General Configuration1 | R/W | Controls basic functionality for port 1 | 06h | 46 |
| 12h | General Configuration2 | R/W | Controls basic functionality for port 2 | 02h | 47 |
| 13h | General Configuration3 | R/W | Controls other functionality | 60h | 48 |
| 14h | Current Limit | R/W | Controls/Displays MAX Current Limit per port | 00h | 49 |
| 15h | Auto-Recovery Configuration | R/W | Controls the auto-recovery functionality | 2Ah | 50 |
| 16h | Port 1 Total Accumulated Charge High Byte | R | Stores the total accumulated charge delivered high byte, Port 1 | 00h | 51 |
| 17h | Port 1 Total Accumulated Charge Middle High Byte | R | Stores the total accumulated charge delivered middle high byte, Port 1 | 00h | 51 |
| 18h | Port 1 Total Accumulated Charge Middle Low Byte | R | Stores the total accumulated charge delivered middle low byte, Port 1 | 00h | 51 |
| 19h | Port 1 Total Accumulated Charge Low Byte | R | Stores the total accumulated charge delivered low byte, Port 1 | 00h | 51 |
| 1Ah | Port 2 Total Accumulated Charge High Byte | R | Stores the total accumulated charge delivered high byte, Port 2 | 00h | 52 |
| 1Bh | Port 2 Total Accumulated Charge Middle High Byte | R | Stores the total accumulated charge delivered middle high byte, Port 2 | 00h | 52 |
| 1Ch | Port 2 Total Accumulated Charge Middle Low Byte | R | Stores the total accumulated charge delivered middle low byte, Port 2 | 00h | 52 |
| 1Dh | Port 2 Total Accumulated Charge Low Byte | R | Stores the total accumulated charge delivered low byte, Port 2 | 00h | 52 |
| 1Eh | Port 1 Charge Rationing Threshold High Byte | R/W | Sets the maximum allowed charge that will be delivered to Port 1 | FFh | 53 |
| 1Fh | Port 1 Charge Rationing Threshold Low Byte | R/W | Sets the maximum allowed charge that will be delivered to Port 1 | FFh | 53 |
| 20h | Port 2 Charge Rationing Threshold High Byte | R/W | Sets the maximum allowed charge that will be delivered to Port 2 | FFh | 53 |

 TABLE 9-1:
 REGISTER SET IN HEXADECIMAL ORDER

| Register Address | Register Name | R/W | Function | Default Value | Page No. |
|---------------------|-----------------------------------------------|-----|-------------------------------------------------------------------------|------------------|-------------|
| 21h | Port 2 Charge Rationing Threshold Low Byte | R/W | Sets the maximum allowed charge that will be delivered to Port 2 | FFh | 53 |
| 22h | Ration Configuration | R/W | Controls Charge Ration Functionality | 11h | 54 |
| 23h | Port 1 Current Limit Behavior | R/W | Controls the Current Limiting Behavior (CC Mode Region 2) for Port 1 | 96h | 55 |
| 24h | Port 2 Current Limit Behavior | R/W | Controls the Current Limiting Behavior (CC Mode Region 2) for Port 2 | 96h | 55 |
| FDh | Product ID | R | Stores a fixed value that identifies each product | E1h | 56 |
| FEh | Manufacturer ID | R | Stores a fixed value that identifies Microchip | 5Dh | 56 |
| FFh | Revision | R | Stores a fixed value that represents the revision number | 81h | 56 |

TABLE 9-1: REGISTER SET IN HEXADECIMAL ORDER (CONTINUED)

9.1 Current Measurement Register

The Current Measurement register stores the measured current value delivered to the portable device (I_{BUS}). This value is updated continuously while the device is in the Active power state.

REGISTER 9-1: PORTS 1 AND 2 CURRENT MEASUREMENT REGISTERS (ADDRESSES 00H, 01H)

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
|---------|-----|-----|-------|-------|-----|-----|-------|
| | | | CM(x) | <7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |

| Legenu. | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 7:0 **CM(x)<7:0>:** Port X Current Measurement, where x = 1 or 2 (address 00h for Port 1 and address 01h for Port 2) ^{(1) (2)}.

Note 1: The bit weights are in mA,1 LSB = 13.3 mA (maximum value is 255 LSB corresponding to 3.4A).

2: This data will be cleared when the device enters the Sleep or Detect states. This data will also be cleared whenever the port power switch is turned off (or any time that V_{BUS} is discharged).

9.2 Status Registers

The Status registers store bits that indicate error conditions as well as Attach Detection and Removal Detection.

REGISTER 9-2: V_{BUS} PORT STATUS REGISTER (ADDRESS 02H)

| R-0 | R-0 | R-0 | R-0 | U-0 | U-0 | R-0 | R-0 |
|------------|------------|----------|----------|-----|-----|-----------|-----------|
| ALERT2_PIN | ALERT1_PIN | CC_MODE2 | CC_MODE1 | _ | — | ADET2_PIN | ADET1_PIN |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | | |
|-----------------|--------------------------------|-----------------------------------------------------------------------|----------------------------------------------------------|-----------------------------------------|
| R = Readable | bit | W = Writable bit | U = Unimplemented bi | t |
| -n = Value at P | OR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |
| bit 7 | changes states 1 = ALERT#2 | | LERT#2 pin. This bit is set a | nd cleared as the ALERT#2 pin |
| bit 6 | changes states 1 = ALERT#1 | | LERT#1 pin. This bit is set a | nd cleared as the ALERT#1 pin |
| bit 5 | 1 = Port 2 in C | Port2 Constant Current Mo constant Current mode rating normally | de State | |
| bit 4 | 1 = Port 1 in C | Port1 Constant Current Mo Constant Current mode rating normally | de State | |
| bit 3-2 | Unimplemente | ed | | |
| bit 1 | | | _DET#2 pin. When set, indies the A_DET#2 pin changes | cates that the A_DET#2 pin is states. |
| | | pin is asserted (logic low) pin is not asserted | | |
| bit 0 | asserted low. T 1 = A_DET#1 | | _DET#1 pin. When set, indic s the A_DET#1 pin change: | cates that the A_DET#1 pin is s states. |

| R/W-0 | R/C-0 | R/C-0 | R/C-0 | R/C-0 | R/C-0 | R/C-0 | R/C-0 |
|---------------------|------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|------------------------------------------------------|-------------------------------------------------------|-------------------------------------------------------|---------------------------------------|
| ERR1 ⁽¹⁾ | DISCH_ERR1 | RESET | KEEP_OUT1 | TSD | OV_VOLT | BACK_V1 | OV_LIM1 |
| bit 7 | | | | | • | • | bit (|
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readabl | le bit | W = Writable | bit | U = Unimpler | mented bit | C = Clear on | Read |
| -n = Value at | t POR | '1' = Bit is se | t | '0' = Bit is cle | ared | x = Bit is unk | nown |
| bit 7 | ERR1: Error Po Error state. Wri Active state. W removed, the U the Error state i leave the Error | ting this bit to hen written to CS2112 retur is entered. If a | '0' will clear the '0', all error con ns to the Active | Error state an ditions are che state. This bit | d allows the devecked. If all erro | vice to be retur r conditions ha ally by the UC | rned to the ave been S2112 when |
| | (Note 1). 1 = Port 1 in E | nditions are de rror State. | | e, this bit is clea | recovery fault ha ared when the P | | |
| bit 6 | DISCH_ERR1: be cleared whe cause the ALE | Discharge En n read if the e RT#1 pin to be was unable to | or Port 1 – indic rror condition has asserted and t discharge V _{BUS} | ates the device as been remov he device to e | ved or if the ERF | R bit is cleared | |
| bit 5 | | This bit is closerted when the sected when the sected is a sected when the sected | eared when reans bit is set. Thi | d or when the | d should be re-p PWR_EN contri ned in the Sleep | ol is toggled. T | |
| bit 4 | KEEP_OUT1: I dropped below if the ERR1 bit i Error state. $1 = V_{BUS1} < V_{F}$ | V _{BUS_MIN.} Thi s cleared. This | s bit will be clea | red when read | l if the error con | dition has bee | n removed o |
| | $0 = V_{BUS1} > V_{I}$ | | | | | | |
| bit 3 | | ered the Error e ERR1 bit is to enter the E hutdown Temp | state. This bit w cleared. This bit rror state. perature reache | vill be cleared will cause the | when read if the | error condition | n has been |
| | 0 = Internal ter | | | | | | |
| bit 2 | OV_VOLT: V _S device has enter removed or if th and the device | ered the Error e ERR1 bit is o | state. This bit w cleared. This bit | vill be cleared v | when read if the | error condition | n has been |
| | $1 = V_{S} > V_{S_{O}}$ | | | | | | |
| | $0 = V_{S} < V_{S} O'$ | | | | | | |

REGISTER 9-3: INTERRUPT STATUS 1 REGISTER (ADDRESS 03H)

REGISTER 9-3: INTERRUPT STATUS 1 REGISTER (ADDRESS 03H) (CONTINUED)

- bit 1 **BACK_V1:** Back-Bias Voltage Port 1 Indicates that the V_{BUS1} voltage has exceeded the V_S or V_{DD} voltages by more than 150 mV. This bit will be cleared when read if the error condition has been removed or if the ERR1 bit is cleared. This bit will cause the ALERT#1 pin to be asserted and the device to enter the Error state.
 - 1 = $V_{BUS1} > V_S$, or $V_{BUS1} > V_{DD}$ by more than 150 mV.
 - $0 = V_{BUS1}$ voltage has not exceeded the V_S and V_{DD} voltages by more than 150 mV.
- bit 0 **OV_LIM1:** Overcurrent Limit Port 1 Indicates that the I_{BUS} current has exceeded both the I_{LIM} threshold and the I_{BUS_R2MIN} threshold settings for V_{BUS1} . This bit will be cleared when read if the error condition has been removed or if the ERR1 bit is cleared. This bit will cause the ALERT#1 pin to be asserted and the device to enter the Error state.
 - 1 = Current Limit for Port 1 exceeded
 - 0 = Current Limit for Port 1 not exceeded
- **Note 1:** Note that the ERR1 bit does not necessarily reflect the ALERT#1 pin status. The ALERT#1 pin may be cleared or asserted without the ERR1 bit changing states.

| R/W-0 | R/C-0 | R-0 | R/C-0 | R/C-0 | U-0 | R/C-0 | R/C-0 |
|---------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------|
| ERR2 ⁽¹⁾ | DISCH_ERR2 | VS_LOW | KEEP_OUT2 | TREG | _ | BACK_V2 | OV_LIM2 |
| bit 7 | | | | | 1 | | bit |
| | | | | | | | |
| Legend: | lo hit | M = M/ritoblo | hit | II – Unimplom | optod bit | C = Clear on | Road |
| R = Readable bit -n = Value at POR | | W = Writable | | U = Unimplem | | | |
| n = value a | POR | '1' = Bit is set | [| '0' = Bit is clea | ared | x = Bit is unk | nown |
| bit 7 | Error state. Wri Active state. Wri removed, the U the Error state is leave the Error functionality is a PWR_EN2 con 1 = Port 2 in E | ting this bit to hen written to ICS2112 return is entered. If a state. This bit i active and no trol is disabled rror State. | es that an error v a '0' will clear th '0', all error con ns to the Active ny other bit is se s cleared autom error conditions d (Note 1). | e Error state and ditions are che state. This bit is et in the Interru atically by the L are detected. L | nd allows the cked. If all err s set automat pt Status regi JCS2112 if the | device to be ret or conditions ha ically by the UC ster (04h), the d e auto-recovery | urned to the ive been S2112 wher evice will no fault handlin |
| bit 6 | DISCH_ERR2: be cleared whe | Discharge Err n read if the e RT#2 pin to be as unable to di | or Port 2 – indica rror condition ha asserted and the scharge V _{BUS2} . | ates the device as been remove | ed or if the EF | RR bit is cleared | |
| bit 5 | V_{BUS2} port pow the V_{S_UVLO} the | ver switches ai reshold. has fallen bel | V _S voltage has f re held off. This ow the V _{S_UVLO} JVLO. | bit is cleared a | - | | |
| bit 4 | dropped below | V _{BUS_MIN.} Thi is cleared. This BUS_MIN | m Keep-out regi s bit will be clea s bit will cause th | red when read | if the error co | ndition has bee | n removed o |
| bit 3 | current limit has | s been reduce to be asserted nperature > T | | ared when read | d and will not | | |
| bit 2 | Unimplemente | ed: Read as '0 | ' | | | | |
| bit 1 | BACK_V2: Bac voltages by more | ck-Bias Voltag | e Port 2 – Indica | ates that the V _P | _{US2} voltage h | as exceeded th | e V _S or V _{DD} |

REGISTER 9-4: INTERRUPT STATUS 2 REGISTER (ADDRESS 04H)

0 = V_{BUS2} voltage has not exceeded the V_S and V_{DD} voltages by more than 150 mV.

REGISTER 9-4: INTERRUPT STATUS 2 REGISTER (ADDRESS 04H) (CONTINUED)

- bit 0 **OV_LIM2:** Overcurrent Limit Port 2 Indicates that the I_{BUS} current has exceeded both the I_{LIM} threshold and the I_{BUS_R2MIN} threshold settings for V_{BUS2} . This bit will be cleared when read if the error condition has been removed or if the ERR2 bit is cleared. This bit will cause the ALERT#2 pin to be asserted and the device to enter the Error state.
 - 1 = Current Limit for Port 2 exceeded
 - 0 = Current Limit for Port 2 not exceeded.
- **Note 1:** Note that the ERR2 bit does not necessarily reflect the ALERT#2 pin status. The ALERT#2 pin may be cleared or asserted without the ERR2 bit changing states.

| R/C-0 | U-x | U-x | R-0 | R-0 | R/C-0 | R/C-0 | R-0 |
|--------------|-------------------------------------------------------|---------------------------------|--------------------------|-------------------------------------------------------------------------------------------|--------------------|----------------|------------------|
| RATION1 | — | _ | CC_MODE1 | PWR_EN1_CON | LOW_CUR1 | REM1 | ADET1 |
| bit 7 | · | • | · | | | • | bit |
| Legend: | | | | | | | |
| R = Readab | ole bit | W = Writab | le bit | U = Unimplemente | ed bit | C = Clear on | Read |
| -n = Value a | at POR | '1' = Bit is s | set | '0' = Bit is cleared | | x = Bit is unk | nown |
| bit 7 | when the R ⁻ 1 = Port 1 h | TN_RST1 bit nas delivered | is set or the RTI | tioning. This bit is cl N_EN1 bit is cleared d mAh of current imed mAh of currer | d. | ad, or cleared | automatically |
| bit 6-5 | Unimpleme | | | | | | |
| bit 4 | | | hether Port 1 ha | as entered CC mod | e. | | |
| | 1 = Port 1 is in CC mode 0 = Port 1 not in CC mode | | | | | | |
| bit 3 | logic expres | | EN1 pin OR PW is set | control state. This b R_EN1S). | oit is set and cle | eared automat | tically with the |
| bit 2 | V _{BUS1} and r to be assert | may have finis ed if the ALE | | | | | |
| | | | ent above thres | | | | |
| bit 1 | longer a por ALERT#1 p | | present on the V ted. | tes if a Removal De ' _{BUS1} pin. This bit is | | | |
| | | noval Detection | | | | | |
| bit 0 | pins and the | | ortable device p | es that an Attach De resent. Asserts the | | | |
| | | Detection eve ch Detection | | . A_DET#1 pin ass | erted | | |

REGISTER 9-5: GENERAL STATUS 1 REGISTER (ADDRESS 0FH)

| R/C-0 | U-x | U-x | R-0 | R-0 | R/C-0 | R/C-0 | R-0 |
|--------------|------------------------------------------------------------------------------------------------------------------|----------------------------------------------------|---------------------------------------------|------------------------------------------------------------------------------------|--------------------|----------------|------------------|
| RATION2 | — | _ | CC_MODE2 | PWR_EN2_COM | LOW_CUR2 | REM2 | ADET2 |
| bit 7 | | | | • • | | | bit |
| Legend: | | | | | | | |
| R = Readab | le bit | W = Writabl | e bit | U = Unimplemer | nted bit | C = Clear or | n Read |
| -n = Value a | t POR | '1' = Bit is s | et | '0' = Bit is cleare | | x = Bit is unl | known |
| bit 7 | when the R 1 = Port 2 h | TN_RST2 bit in as delivered | s set or the RTI | tioning. This bit is N_EN2 bit is clear d mAh of current med mAh of curre | ed. | ad, or clearec | l automatically |
| bit 6-5 | Unimpleme | | ea are program | | | | |
| bit 4 | CC_MODE2: Indicates whether Port 2 has entered CC mode. 1 = Port 2 is in CC mode 0 = Port 2 not in CC mode | | | | | | |
| bit 3 | logic expres 1 = Port 2 F | | EN2 pin OR. PV is set | control state. This VR_EN2S). | bit is set and cle | eared automa | tically with the |
| bit 2 | V _{BUS2} and r to be assert 1 = Port 2 | nay have finis ed if the ALEF charging curre | | reshold | | | |
| bit 1 | longer a por ALERT#2 pi 1 = Remova | | resent on the V ted. ccurred | tes if a Removal D B _{US1} pin. This bit | | | |
| bit 0 | pins and the as the A_DE 1 = Attach I | ere is a new po ET#2 pin char | ortable device p ges. nt has occurred | es that an Attach I resent. Asserts th . A_DET#2 pin as | e A_DET#2 pin | | |

REGISTER 9-6: GENERAL STATUS 2 REGISTER (ADDRESS 10H)

9.3 Configuration Registers

The Configuration registers control basic device functionality. The contents of these registers are retained in Sleep.

REGISTER 9-7: GENERAL CONFIGURATION 1 REGISTER (ADDRESS 11H)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-1 | R/W-1 | R/W-0 |
|-------------|-------------|--------|----------|---------|-----------|--------|---------|
| ALERT1_MASK | ALERT1_LINK | DSCHG1 | PWR_EN1S | DISCHG_ | TIME<1:0> | ATT_TI | H1<1:0> |
| bit 7 bit 0 | | | | | | | |

| Legend: | | | |
|-----------------|----------------------------------------------------------------------------------------------------------------|------------------------------------------------|---------------------------|
| R = Readable b | bit W = Writable bit | U = Unimplemented bit | C = Clear on Read |
| -n = Value at P | OR '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |
| | | | |
| bit 7 | ALERT1_MASK: Mask errors for all inte | | /_LIM1 and TSD. |
| | 1 = The ALERT#1 pin will only assert if a 0 = The ALERT#1 pin will be asserted if | | vent is detected. |
| bit 6 | ALERT1_LINK: Links the ALERT#1 pin | | |
| | 1 = The ALERT#1 pin will be asserted if | | |
| | 0 = The ALERT#1 pin will not be asserted | — | |
| bit 5 | DSCHG1: Forces the V _{BUS1} to be reset a Writing this bit to a logic '1' will cause the | | |
| | to activate and discharge V _{BUS} . Actual d bit is self-clearing. | | |
| | 1 = V _{BUS1} discharge initiated. 0 = Port 1 not in discharge | | |
| bit 4 | PWR_EN1S: Power Enable Port 1 overri polarity is set to active-high, either the PV switch. | | |
| bit 3-2 | DISCHG_TIME<1:0>: Discharge time Po same for both ports. | ort 1 – sets t _{DISCHARGE} . The disc | charge time value is the |
| | 00 = 100 ms | | |
| | 01 = 200 ms 10 = 300 ms | | |
| | 11 = 400 ms | | |
| bit 1-0 | ATT_TH1<1:0>: Attach Detection Thresh mine an Attach event has occurred. It als | | |
| | 00 = 200 μA Attach/100 μA Removal | | |
| | 01 = 400 μA Attach/300 μA Removal 10 = 800 μA Attach/700 μA Removal | | |
| | $11 = 1000 \ \mu\text{A} \text{Attach/900} \ \mu\text{A} \text{Removal}$ | | |
| | removal threshold is different when operatir ect power state. | ng in the Active power state vers | sus when operating in the |

| | OLIVEINAL | | | | | •/ | |
|-------------------|--------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------|-------------------------------------------------|-----------------|----------------|----------------|----------------|
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-1 | R/W-0 |
| ALERT2_MASK | ALERT2_LINK | DSCHG2 | PWR_EN2S | _ | _ | ATT_T | H2<1:0> |
| bit 7 | | | | · | | | bit |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable bit | | W = Writable | bit | U = Unimple | mented bit | C = Clear c | on Read |
| -n = Value at POR | R | '1' = Bit is set | | '0' = Bit is cl | eared | x = Bit is ur | nknown |
| bit 7 | ALERT2_MASK 1 = The ALERT 0 = The ALERT | #2 pin will only | y assert if a OV | _LIM2 or TSD | is detected. | - | |
| bit 6 | ALERT2_LINK: 1 = The ALERT 0 = The ALERT | #2 pin will be | asserted if the l | _OW_CUR2 d | r TREG indic | ator bit is se | t. |
| | DSCHG2: Force Writing this bit to to activate to dis is self-clearing. | a logic '1' will | cause the port p | ower switch to | o be opened a | and the disch | narge circuitr |
| | $1 = V_{BUS2} \text{ disch}$ 0 = Port 2 not in | - | | | | | |
| | PWR_EN2S: Popolarity is set to a switch. | | | | | | |
| bit 3-2 | Unimplemented | b | | | | | |
| | ATT_TH2<1:0>: mine an Attach e 00 = 200 μA Atta 01 = 400 μA Atta 10 = 800 μA Atta 11 = 1000 μA Atta | event has occι ach/100 μΑ Re ach/300 μΑ Re ach/700 μΑ Re | urred. It also co emoval emoval emoval | | | | |
| Note 1: The rer | moval threshold i | is different whe | en operating in | the Active pov | ver state vers | sus when ope | erating in th |

REGISTER 9-8: GENERAL CONFIGURATION 2 REGISTER (ADDRESS 12H)

Note 1: The removal threshold is different when operating in the Active power state versus when operating in the Detect power state.

| R/W-0 | R/W-1 | R/W-1 | R-0 | R-0 | R/W-0 | U-0 | U-0 |
|----------------|-----------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|------------------------------------------|-----------------------------|----------------|
| PIN_IGN | ATT_DIS | DIS_TO | PWR_ST | ATE<1:0> ⁽¹⁾ | BOOST | | — |
| bit 7 | ŀ | | | | | · | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readab | ole bit | e bit W = Writable bit U = Unimplemented bit | | C = Clear on Read | | | |
| -n = Value a | It POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unk | nown |
| bit 7 bit 6 | <pre>is retained in S 1 = PWR_EN 0 = Power sta and the co ATT_DIS: Atta power state (se enabled. 1 = Attach/Ret</pre> | leep. 1 and PWR_EN te is determined prresponding PV ch Detect Disat | 2 pin states a d by the OR'd VR_EN1S and ole – Disables etting this bit t n disabled. | _EN2 pin states re ignored. combination of d PWR_EN2S b the Attach and o 1 forces Active | the PWR_EN it states. Removal Dete | 1 and PWR_EI | N2 pins states |
| bit 5 | DIS_TO: Disat 1 = Time out c 0 = Time out e | lisabled | Disables the S | MBus time out f | eature. | | |
| bit 4-3 | PWR_STATE< 00 = SLEEP 01 = DETECT 10 = ACTIVE 11 = ERROR | | Power State – | These bits indic | ate the curren | t power state. S | See Note 1 |
| bit 2 | 1 = I _{BUS} has 0 = I _{BUS} is les | exceeded I _{BOOS} ss than I _{BOOST} (| ST on either o | | _T on V _{BUS1} or | V _{BUS2} (bit is C |)R'ed). |
| bit 1-0 | Unimplement | ed | | | | | |
| Note 1: A | Accessing the SM | IBus/I ² C causes | the UCS211 | 2 to leave the SI | eep state. As | a result, the | |

REGISTER 9-9: GENERAL CONFIGURATION 3 REGISTER (ADDRESS 13H)

Note 1: Accessing the SMBus/I²C causes the UCS2112 to leave the Sleep state. As a result, the PWR_STATE<1:0> bits will never read as 00b.

9.4 Current Limit Register

The Current Limit register controls the I_{LIM} used by the port power switch. The default setting is based on the resistor on the COMM_ILIM pin and this value cannot be changed to be higher than hardware set value. The contents of this register are retained in Sleep.

REGISTER 9-10: CURRENT LIMIT REGISTER (ADDRESS 14H)

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
|-------|-----|-------|-----------------|-------|-------|-----------------|-------|--|--|
| | _ | IL | ILIM_PORT2<2:0> | | | ILIM_PORT1<2:0> | | | |
| bit 7 | | | | | | | bit 0 | | |

| Legend: | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 7-6 Unimplemented: Read as '0'

| bit 5-3 | ILIM_PORT2<2:0>: Sets the I _{LIM} value for port 2. |
|---------|-------------------------------------------------------------------------------------------------------------------------------------|
| | 000 = 0.53A |
| | 001 = 0.96A |
| | 010 = 1.07A |
| | 011 = 1.28A |
| | 100 = 1.6A |
| | 101 = 2.13A |
| | 110 = 2.67A |
| | 111 = 3.2A |
| | 111 - 3.2A |
| bit 2-0 | ILIM_SW<2:0>: Sets the I _{LIM} value for port 1. |
| bit 2-0 | |
| bit 2-0 | ILIM_SW<2:0>: Sets the I _{LIM} value for port 1. |
| bit 2-0 | ILIM_SW<2:0>: Sets the I _{LIM} value for port 1. 000 = 0.53A |
| bit 2-0 | ILIM_SW<2:0>: Sets the I _{LIM} value for port 1. 000 = 0.53A 001 = 0.96A |
| bit 2-0 | ILIM_SW<2:0>: Sets the I _{LIM} value for port 1. 000 = 0.53A 001 = 0.96A 010 = 1.07A |
| bit 2-0 | ILIM_SW<2:0>: Sets the I _{LIM} value for port 1. 000 = 0.53A 001 = 0.96A 010 = 1.07A 011 = 1.28A |
| bit 2-0 | ILIM_SW<2:0>: Sets the I _{LIM} value for port 1. 000 = 0.53A 001 = 0.96A 010 = 1.07A 011 = 1.28A 100 = 1.6A |

9.5 Auto-Recovery Register

The contents of this register are retained in Sleep.

The Auto-Recovery Configuration register sets the parameters used when the auto-recovery fault handling algorithm is invoked. Once the auto-recovery fault handling algorithm has checked the overtemperature and back-drive conditions, it will set the I_{LIM} value to I_{TEST} and then turn on the port power switch and start the t_{TST} timer. If, after the timer has expired, the V_{BUS} voltage is less than V_{TEST}, then it is assumed that a short-circuit condition is present and the Error state is restarted for auto recovery.

REGISTER 9-11: AUTO RECOVERY CONFIGURATION REGISTER (ADDRESS 15H)

| R/W-0 | R/W-0 | R/W-1 | R/W-0 | R/W-1 | R/W-0 | R/W-1 | R/W-0 |
|-----------------------|----------------------------------------------------------------------|-----------------------------------------|----------------|---------------------------------|-----------------|-----------------|----------------|
| LATCHS | | TCYCLE<2:0> | | TTST | <1:0> | VTST_S | SW<1:0> |
| bit 7 | • | | | | | | bit 0 |
| | | | | | | | |
| Legend: R = Readab | lo hit | W = Writable t | sit. | | optod bit | | |
| | | | Л | U = Unimplem | | | |
| -n = Value a | IPOR | '1' = Bit is set | | '0' = Bit is clea | irea | x = Bit is unl | KNOWN |
| bit 7 | detected. | | | ndling routine tha | | | |
| | must be | cleared by the us | ser. | the UCS2112 to when an error co | | | e, the ERR bit |
| bit 6-4 | | >: Defines the de rithm is started a | | after the Error sta w. | te is entered b | efore the auto- | recovery fault |
| | 110 = 45 ms 111 = 50 ms | | | | | | |
| bit 3-2 | 1151<1:0>: 1 00 = 10 ms 01 = 15 ms 10 = 20 ms 11 = 25 ms | ≺etry Duration ti | ner – Sets the | e t _{TST} as shown | DEIOW. | | |
| bit 1-0 | | short removed. | ge Threshold ' | V _{TEST} voltage th | reshold that m | ust be crossed | during retries |

9.6 Total Accumulated Charge Registers

The Total Accumulated Charge registers store the total accumulated charge delivered from the V_S source to a portable device. The bit weighting of the registers is given in mA-hrs. The register value is reset to 00_00h only when the RTN_RST bit is set or if the RTN_EN bit is cleared (see Register 9-16). This value will be retained when the device transitions out of the Active state and resumes accumulation if the device returns to the Active state and charge rationing is still enabled.

These registers are updated every one (1) second while the UCS2112 is in the Active power state. Every time the value is updated, it is compared against the target value in the Charge Rationing Threshold registers. This data is retained in the Sleep state.

REGISTER 9-12: PORT1 TOTAL ACCUMULATED CHARGE REGISTERS (ADDRESS 16H, 17H, 18H, 19H)

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
|-------------------|-------|------------------|-----|-------------------|------------|-----------------|--------|
| | | | TA | C1<25:18> | | | |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | TA | C1<17:10> | | | |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | T, | AC1<9:2> | | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R-0 | R-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| TAC1 | <1:0> | — | — | — | _ | — | _ |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readabl | e bit | W = Writable b | bit | U = Unimplem | nented bit | | |
| -n = Value at POR | | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkn | iown |
| | | | | | | | |

bit 31-6TAC1<25:0>: Total Accumulated Charge Port 1 – Each LSB of this 26-bit value equals 0.00367 mAh.bit 5-0Unimplemented: Read as '0'

REGISTER 9-13: PORT2 TOTAL ACCUMULATED CHARGE REGISTER (ADDRESS 1AH,1BH,1CH,1DH)

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
|------------------------------------|-------|------------------|-----|---------------------------------------|-----------|-----|--------|
| | | | TAC | 2<25:18> | | | |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | TAC | 2<17:10> | | | |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | TA | C2<9:2> | | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R-0 | R-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| TAC2 | <1:0> | — | — | — | — | — | _ |
| bit 7 | | · · · | | | | | bit (|
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable bit W = Write | | W = Writable b | it | U = Unimplem | ented bit | | |
| -n = Value at POR '1' = Bit is set | | '1' = Bit is set | | '0' = Bit is cleared x = Bit is unkno | | | |

bit 31-6 **TAC2<25:0>:** Total Accumulated Charge Port 2 – Each LSB of this 26-bit value equals 0.00367 mAh. bit 5-0 **Unimplemented:** Read as '0'

9.7 Charge Rationing Threshold Registers

The Charge Rationing Threshold registers set the maximum allowed charge that will be delivered to a portable device. Every time the Total Accumulated Charge registers are updated, the value is checked against this limit. If the value meets or exceeds this limit, the RATION1/RATION2 bit is set and action taken according to the RTN_BEH1<1:0> and RTN_BEH2<1:0> bits in Register 9-16: Ration Configuration Register (Address 22h).

REGISTER 9-14: PORT 1 CHARGE RATIONING THRESHOLD REGISTERS (ADDRESS 1EH,1FH)

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|------------------------------------|-------|-------|-----------------------------------------|-----------|-------|-------|-------|
| | | | С | T1<15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| | | | (| CT1<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable bit W = Writable bit | | | U = Unimplem | ented bit | | | |
| -n = Value at POR (1' = Bit is set | | | '0' = Bit is cleared x = Bit is unknown | | | n | |

bit 15-0 **CT1<15:0>:** Charge Rationing Threshold Port 1 – Each LSB of this 16-bit value equals 3.76 mAh.

REGISTER 9-15: PORT 2 CHARGE RATIONING THRESHOLD REGISTERS (ADDRESS 20H, 21H)

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|---------|-------|-------|-------|---------|-------|-------|-------|
| | | | CT | 2<15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| | | | C | [2<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |

| - J | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 15-0 **CT2:** Charge Rationing Threshold Port 2 – Each LSB of this 16-bit value equals 3.76 mAh.

| R/W-0 | R/W-0 | R/W-0 | R/W-1 | R/W-0 | R/W-0 | R/W-0 | R/W-1 | | | | |
|---------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------|-----------------------------------------------------------------------------------------------|--------------------------------------------------------------|---------------------------------------------------|---------------------------------|--|--|--|--|
| RTN_EN2 | RTN_RST2 | 1 | H2<1:0> | RTN EN1 | RTN RST1 | | EH1<1:0> | | | | |
| bit 7 | | | | | | | bit 0 | | | | |
| | | | | | | | | | | | |
| Legend: | | | | | | | | | | | |
| R = Readabl | | W = Writable b | bit | U = Unimplem | | | | | | | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cleared x = Bit is unknow | | | | | | | |
| bit 7 | RTN EN2: Ch | arge Ration En | able Port 2 – E | nables Charge I | Rationing for Po | ort 2. | | | | | |
| | RTN_EN2: Charge Ration Enable Port 2 – Enables Charge Rationing for Port 2. 1 = Charge Rationing enabled 0 = Charge Rationing disabled. The Total Accumulated Charge registers for port 2 will be cleared to 00_00h and current data will no longer be accumulated. If the Total Accumulated Charge registers have already reached the Charge Rationing Threshold, the applied response will be removed as if the charge rationing had been reset. This will also clear the RATION2 Status bit (if set). | | | | | | | | | | |
| bit 6 | 1 = Total Accu RATION2 ALERT#2 | the charge rationing had been reset. This will also clear the RATION2 Status bit (if set). RTN_RST2: Port 2 Ration Reset – Resets the charge rationing functionality for port 2. 1 = Total Accumulated Charge registers are reset to 00_00h. In addition, when this bit is set, the RATION2 Status bit will be cleared and, if there are no other errors or active indicators, the ALERT#2 pin will be released. 0 = Normal operation. This bit must be cleared to enable charge rationing. | | | | | | | | | |
| bit 5-4 | | been exceeded | | its – Controls ho Table 7-2). | w the UCS2112 | responds who | en the Ration | | | | |
| bit 3 | 1 = Charge Ra 0 = Charge Ra 00_00h ar have alrea | ationing enabled ationing disabled and current data ady reached the | d d. The Total A will no longer b Charge Ratior | nables Charge I ccumulated Cha e accumulated. ning Threshold, i s will also clear | arge registers fo If the Total Accord the applied resp | or port 1 will umulated Cha oonse will be i | arge registers removed as if | | | | |
| bit 2 | the charge rationing had been reset. This will also clear the RATION1 Status bit (if set). RTN_RST1: Port 1 Ration Reset – Resets the charge rationing functionality for port 1. 1 = Total Accumulated Charge registers are reset to 00_00h. In addition, when this bit is set, RATION1 Status bit will be cleared and, if there are no other errors or active indicators, ALERT#1 pin will be released. 0 = Normal operation. This bit must be cleared to enable charge rationing. | | | | | | | | | | |
| bit 1-0 | _ | been exceeded | | its – Controls ho Table 7-2). | w the UCS2112 | responds who | en the Ration | | | | |

REGISTER 9-16: RATION CONFIGURATION REGISTER (ADDRESS 22H)

9.8 Current Limit Behavior Registers

The Current Limit Behavior register stores the values used by the applied current limiting mode (trip or CC). The contents of this register are not retained in Sleep.

REGISTER 9-17: PORT 1 CURRENT LIMIT BEHAVIOR REGISTER (ADDRESS 23H)

| R/W-1 R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-1 | R/W-1 | R/W-0 |
|--------------------|-----|-------|---------------|-------|----------|----------|
| SEL_VBUS1_MIN<1:0> | — | SE | L_R2_IMIN1<2: | :0> | Reserved | Reserved |
| bit 7 | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 7-6 **SEL_VBUS1_MIN<1:0>:** Define the V_{BUS_MIN} voltage for port 1 as follows:

00 = 1.50V 01 = 1.75V 10 = 2.0V 11 = 2.25V

bit 5 Unimplemented

bit 4-2 SEL_R2_IMIN1<2:0>: Defines the I_{BUS R2MIN} current.

000 = 100 mA 001 = 530 mA 010 = 960 mA 011 = 1280 mA 100 = 1600 mA 101 = 2130 mA

bit 1-0 Reserved: Do not change.

REGISTER 9-18: PORT 2 CURRENT LIMIT BEHAVIOR REGISTER (ADDRESS 24H)

| R/W-1 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-1 | R/W-1 | R/W-0 |
|----------------------|-------|-----|-------------------|-------|-------|----------|----------|
| SEL_VBUS2_MIN<1:0> - | | — | SEL_R2_IMIN2<2:0> | | | Reserved | Reserved |
| bit 7 bi | | | | | | bit 0 | |

| Legend: | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 7-6 SEL_VBUS2_MIN<1:0>: Define the V_{BUS MIN} voltage for port 2 as follows:

| | 00 = 1.50V 01 = 1.75V 10 = 2.0V 11 = 2.27V |
|---------|----------------------------------------------------------------|
| | 11 = 2.25V |
| bit 5 | Unimplemented |
| bit 4-2 | SEL_R2_IMIN2<2:0>: Defines the I _{BUS_R2MIN} current. |
| | 000 = 100 mA |
| | 001 = 530 mA |
| | 010 = 960 mA |
| | 011 = 1280 mA |
| | 100 = 1600 mA |
| | 101 = 2130 mA |
| | |

bit 1-0 **Reserved**: Do not change.

9.9 Product ID Register

The Product ID register stores a unique 8-bit value that identifies the UCS device family.

REGISTER 9-19: PRODUCT ID REGISTER (ADDRESS FDH)

| R-1 | R-1 | R-1 | R-0 | R-0 | R-0 | R-0 F | R-1 |
|-----------------|-----|------------------|-----|--------------------|-----------|--------------------|-------|
| | | | PID | <7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable bit | | U = Unimpleme | ented bit | | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is clear | red | x = Bit is unknowr | ו |

bit 7-0 **PID<7:0>:** Product ID for the UCS2112.

9.10 Manufacturer ID Register

The Manufacturer ID register stores a unique 8-bit value that identifies Microchip Technology Inc.

REGISTER 9-20: MANUFACTURER ID REGISTER (ADDRESS FEH)

| R-0 | R-1 | R-0 | R-1 | R-1 | R-1 | R-0 | R-1 |
|-------------|----------|-----|-----|-----|-----|-----|-------|
| | MID<7:0> | | | | | | |
| bit 7 bit 0 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 7-0 MID<7:0>: Manufacturer ID for Microchip.

9.11 Revision Register

The Revision register stores an 8-bit value that represents the part revision.

REGISTER 9-21: REVISION REGISTER (ADDRESS FFH)

| R-1 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-1 |
|-------------|-----|-----|-----|-----|-----|-----|-------|
| REV<7:0> | | | | | | | |
| bit 7 bit 0 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |


bit 7-0 **REV<7:0>:** Part Revision.


NOTES:

10.0 PACKAGING INFORMATION


10.1 Package Marking Information

4x4 mm QFN, 20-lead





| Legend | : XXX Y YY WW NNN (e3) * | Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((3)) can be found on the outer packaging for this package. |
|--------|--------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| | be carrie | nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information. |



© 2015 - 2017 Microchip Technology Inc.

UCS2112

NOTES:

APPENDIX A: REVISION HISTORY

Revision C (February 2017)

The following is the list of modifications:

- Added minimum and maximum values for the ILIM7 parameter in Table 1-2: Electrical Specifications.
- Added "Operating Junction Temperature" parameter in Table 1-3: Temperature Specifications.
- Added a note in Section 8.13, SMBus Send Byte detailing the behavior of the UCS2112 when two commands are sent in a row.
- Added maximum value for the VDD_TH_HYST parameter and maximum value for the R_{ON_PSW} parameter in Table 1-2 Electrical Specifications.
- Updated Figure 2-8 "Detect State VBUS vs. IBUS".
- Minor typographical corrections

Revision B (October 2015)

• Updated Features to indicate EN/IEC 60950-1 (CB) certification.

Revision A (August 2015)

· Original release of this document

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. [| <u>x</u>] ⁽¹⁾ - <u>x</u> - <u>x</u> / <u>xx</u> | | Examples: |
|--------------------------|--------------------------------------------------------------------------------------------------------------|--------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Device Tape a | | | a) UCS2112-1-V/G4: Various Temperature 20-pin 4x4 QFN package |
| Option Range | | | b) UCS2112T-1-V/G4: Tape and Reel Various Temperature 20-pin 4x4 QFN Package |
| Device: | UCS2112: USB Dual-Port Power Switch and Current M | onitor | |
| Tape and Reel Option: | Blank = Tube T = Tape and Reel | | |
| Version: | 1 = SMBus address 57h | | |
| Temperature Range: | V = -40° C to $+105^{\circ}$ C (Various) | | Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not |
| Package: | G4 = Plastic Quad Flat No Lead Package - 4x4 mm I with 0.40 mm Contact Length, Saw Singulated, 20-lead | | fier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option. |

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2015 - 2017, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-1382-0



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway

Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

Fax: 852-2401-3431

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-3326-8000 Fax: 86-21-3326-8021

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

France - Saint Cloud Tel: 33-1-30-60-70-00

Germany - Garching Tel: 49-8931-9700 **Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7289-7561

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820