

### **SY56011R**

# Low Voltage 1.2V/1.8V/2.5V CML 1:2 Fanout Buffer 6.4Gbps with Equalization

### **Preliminary**

### **General Description**


The SY56011R is a fully differential, low voltage 1.2V/1.8V/2.5V CML 1:2 Fanout Buffer with input equalization. The SY56011R can process clock signals as fast as 4.5 GHz or data patterns up to 6.4Gbps.

The differential input includes Micrel's unique, 3-pin input termination architecture that interfaces to CML differential signals, without any level-shifting or termination resistor networks in the signal path. The differential input can also accept AC-coupled LVPECL and LVDS signals. Input voltages as small as 200mV (400mVpp) are applied before the 9", 18" or 27" FR4 transmission line. For AC-coupled input interface applications, an internal voltage reference is provided to bias the  $V_{\rm T}$  pin. The outputs are CML, with extremely fast rise/fall times guaranteed to be less than 80ps.

The SY56011R operates from a 2.5V  $\pm$ 5% core supply and a 1.2V, 1.8V or 2.5V  $\pm$ 5% output supply and is guaranteed over the full industrial temperature range ( $-40^{\circ}$ C to  $+85^{\circ}$ C). The SY56011R is part of Micrel's high-speed, Precision Edge® product line.

Datasheets and support documentation can be found on Micrel's web site at: <a href="https://www.micrel.com">www.micrel.com</a>.

### **Functional Block Diagram**



Precision Edge<sup>®</sup>

#### **Features**

- 1.2V/1.8V/2.5V CML 1:2 Fanout Buffer
- Equalizes 9, 18, 27 inches of FR4
- Guaranteed AC performance over temperature and voltage:
  - DC-to > 6.4Gbps Data throughput
  - DC-to > 4.5GHz Clock throughput
  - <280ps propagation delay (IN-to-Q)</li>
  - <15ps within-device skew</p>
  - <80ps rise/fall times</p>
- Ultra-low jitter design
  - <1ps<sub>RMS</sub> random jitter
- High-speed CML outputs
- 2.5V ±5%  $V_{CC}$  , 1.2/1.8V/2.5V ±5%  $V_{CCO}$  power supply operation
- Industrial temperature range: -40°C to +85°C
- Available in 16-pin (3mm x 3mm) QFN package

### **Applications**

- Data Distribution:
- SONET clock and data distribution
- Fiber Channel clock and data distribution
- Gigabit Ethernet clock and data distribution

#### **Markets**

- Storage
- ATE
- · Test and measurement
- Enterprise networking equipment
- · High-end servers
- Metro area network equipment

Precision Edge is a registered trademark of Micrel, Inc. QFN and *Micro*LeadFrame are registered trademarks of Amkor Technology.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com


## Ordering Information<sup>(1)</sup>

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY56011RMG	QFN-16	Industrial	R011 with Pb-Free bar-line indicator	NiPdAu Pb-Free
SY56011RMGTR <sup>(2)</sup>	QFN-16	Industrial	R011 with Pb-Free bar-line indicator	NiPdAu Pb-Free

#### Notes

- 1. Contact factory for die availability. Dice are guaranteed at  $T_A = 25$  °C, DC Electricals only.
- 2. Tape and Reel.

### **Pin Configuration**



16-Pin QFN

### **Truth Table**

EQ	Equalization FR4 6mil Stripline
LOW	9"
FLOAT	18"
HIGH	27"

### **Pin Description**

Pin Number	Pin Name	Pin Function
1,2	IN, /IN	Differential Input: Signals as small as 200mV $V_{PK}$ (400m $V_{PP}$ ) applied to the input of 9, 18 or 27 inches 6mil FR4 stripline transmission line are then terminated with this differential input. Each input pin internally terminates with 50 $\Omega$ to the VT pin.
3	VT	Input Termination Center-Tap: Each side of the differential input pair terminates to VT pin. This pin provides a center-tap to a termination network for maximum interface flexibility. An internal high impedance resistor divider biases VT to allow input AC-coupling. For AC-coupling, bypass VT with 0.1µF low ESR capacitor to V <sub>CC</sub> . See "Interface Applications" subsection and Figure 2a.
6	EQ	Three level input for equalization control. High, float, low.
7	VCC	Positive Power Supply: Bypass with $0.1\mu F//0.01\mu F$ low ESR capacitors as close to the $V_{CC}$ pins as possible. Supplies input and core circuitry.
8,13	vcco	Output Supply: Bypass with $0.1\mu F//0.01\mu F$ low ESR capacitors as close to the $V_{CCO}$ pins as possible. Supplies the output buffers.
14	GND,	Ground: Exposed pad must be connected to a ground plane that is the same potential as the
	Exposed pad	ground pins.
12,11	Q0, /Q0	CML Differential Output Pairs: Differential buffered copy of the input signal. The output swing
10,9	Q1, /Q1	is typically 390mV. See "Interface Applications" subsection for termination information.
4,5,15,16	NC	No connect pins

### **Absolute Maximum Ratings**(1)

Supply Voltage (V <sub>CC</sub> )	0.5V to +3.0V
Supply Voltage (V <sub>CCO</sub> )	0.5V to +3.0V
V <sub>CC</sub> - V <sub>CCO</sub>	
V <sub>CCO</sub> - V <sub>CC</sub>	
Input Voltage (V <sub>IN</sub> )	0.5V to V <sub>CC</sub>
CML Output Voltage (V <sub>OUT</sub> )	0.6V to 3.0V
Current (V <sub>T</sub> )	
Source or sink on VT pin	±100mA
Input Current	
Source or sink Current on (IN, /IN)	)±50mA
Maximum operating Junction Tempera	ature 125°C
Lead Temperature (soldering, 20sec.)	260°C
Storage Temperature (T <sub>s</sub> )	65°C to +150°C

### Operating Ratings<sup>(2)</sup>

Supply Voltage (V <sub>CC</sub> )	2.375V to 2.625V
(V <sub>CCO</sub> )	1.14V to 2.625V
Ambient Temperature (T <sub>A</sub> )	40°C to +85°C
Package Thermal Resistance <sup>(3)</sup>	
QFN	
Still-air (θ <sub>JA</sub> )	75°C/W
Junction-to-board (ψ <sub>JB</sub> )	33°C/W

### DC Electrical Characteristics<sup>(4)</sup>

 $T_A = -40$ °C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>CC</sub>	Power Supply Voltage Range	Vcc	2.375	2.5	2.625	V
		Vcco	1.14	1.2	1.26	V
		V <sub>CCO</sub>	1.7	1.8	1.9	V
		V <sub>CCO</sub>	2.375	2.5	2.625	V
Icc	Power Supply Current	Max. V <sub>CC</sub>		54	75	mA
Icco	Power Supply Current	No Load. V <sub>CCO</sub>		32	42	mA
R <sub>IN</sub>	Input Resistance (IN-to-V <sub>T</sub> , /IN-to-V <sub>T</sub> )		45	50	55	Ω
R <sub>DIFF_IN</sub>	Differential Input Resistance (IN-to-/IN)		90	100	110	Ω
V <sub>IH</sub>	Input HIGH Voltage (IN, /IN)	IN, /IN	1.42		V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage (IN, /IN)	IN, /IN 1.22V = 1.7-0.475	1.22		V <sub>IH</sub> -0.2	V
V <sub>IN</sub>	Input Voltage Swing (IN, /IN)	See Figure 3a, Note 5, applied to input of transmission line.	0.2		1.0	V
V <sub>DIFF_IN</sub>	Differential Input Voltage Swing ( IN - /IN )	See Figure 3b, Note 5, applied to input of transmission line.	0.4		2.0	V
$V_{T_{\_IN}}$	Voltage from Input to V <sub>T</sub>				1.28	V

#### Notes:

<sup>1.</sup> Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

<sup>2.</sup> The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.

<sup>3.</sup> Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB.  $\psi_{JB}$  and  $\theta_{JA}$  values are determined for a 4-layer board in still-air number, unless otherwise stated.

<sup>4.</sup> The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

<sup>5.</sup> V<sub>IH</sub>(max) is specified when V<sub>T</sub> is floating.

### CML Outputs DC Electrical Characteristics<sup>(6)</sup>

 $V_{CCO} = 1.14V$  to 1.26V  $R_L = 50\Omega$  to  $V_{CCO}$ 

 $V_{CCO}$  = 1.7V to 1.9V, 2.375V to 2.625V,  $R_L$  = 50 $\Omega$  to  $V_{CCO}$  or 100 $\Omega$  across the outputs.

 $V_{CC}$  = 2.375V to 2.625V;  $T_A$  = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>OH</sub>	Output HIGH Voltage	$R_L = 50\Omega$ to $V_{CCO}$	V <sub>CC</sub> -0.020	V <sub>CC</sub> -0.010	V <sub>CC</sub>	V
V <sub>OUT</sub>	Output Voltage Swing	See Figure 3a	300	390	475	mV
V <sub>DIFF_OUT</sub>	Differential Output Voltage Swing	See Figure 3b	600	780	950	mV
R <sub>OUT</sub>	Output Source Impedance		45	50	55	Ω

### Three Level EQ Input DC Electrical Characteristics<sup>(6)</sup>

 $V_{CC}$  = 2.375V to 2.625V;  $T_A$  = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>IH</sub>	Input HIGH Voltage		V <sub>CC</sub> -0.3			V
V <sub>IL</sub>	Input LOW Voltage		0		V <sub>EE</sub> +0.3	V
I <sub>IH</sub>	Input HIGH Current	$V_{IH} = V_{CC}$			400	uA
I <sub>IL</sub>	Input LOW Current	V <sub>IL</sub> = GND	-480			uA

#### Note:

6. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

#### **AC Electrical Characteristics**

 $V_{CCO}$  = 1.14V to 1.26V  $R_L$  = 50 $\Omega$  to  $V_{CCO}$ ,

 $V_{\text{CCO}}$  = 1.7V to 1.9V, 2.375V to 2.625V,  $R_{\text{L}}$  = 50 $\Omega$  to  $V_{\text{CCO}}$  or 100 $\Omega$  across the outputs,

 $V_{\text{CC}}$  = 2.375V to 2.625V;  $T_{\text{A}}$  =  $-40^{\circ}\text{C}$  to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
f <sub>MAX</sub>	Maximum Frequency	NRZ Data	6.4			Gbps
		V <sub>OUT</sub> > 200mV Clock	4.5			GHz
t <sub>PD</sub>	Propagation Delay IN-to-Q	Note 7, Figure 1	100	180	280	ps
t <sub>Skew</sub>	Within Device Skew	Note 8		3	15	ps
	Part-to-Part Skew	Note 9			100	ps
t <sub>Jitter</sub>	Random Jitter	Note 10			1	ps <sub>RMS</sub>
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Time (20% to 80%)	At full output swing.	20	50	80	ps

#### Notes:

- 7. Propagation delay is measured with no attenuating transmission line connected to the input.
- 8. Within-device skew is measured across all outputs under identical input transition, temperature and power supply.
- 9. Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and no skew at the edges at the respective inputs.
- 10. Random jitter is measured with a K28.7 pattern, measured at ≤ f<sub>MAX</sub>.

### **Interface Applications**

For Input Interface Applications see Figures 4a-e and for CML Output Termination, see Figures 5a-d.

#### **CML Output Termination with VCCO 1.2V**

For VCCO of 1.2V, Figure 5a, terminate the output with 50 Ohms to 1.2V, not 100 ohms differentially across the outputs. If AC-coupling is used, Figure 5d, terminate into 50 ohms to 1.2V before the coupling capacitor and then connect to a high value resistor to a reference voltage. Any unused output pair needs to be terminated, do not leave floating.

#### **CML Output Termination with VCCO 1.8V**

For VCCO of 1.8V, Figure 5a and Figure 5b, terminate either with 50 ohms to 1.8V or 100 ohms differentially across the outputs. AC- or DC-coupling is fine. For best signal integrity, terminate any unused output pairs.

#### **Input Termination**

1.8V CML driver: Terminate input with VT tied to 1.8V. Don't terminate 100 ohms differentially.

2.5V CML driver: Terminate input with either VT tied to 2.5V or 100 ohms differentially.

The input cannot be DC-coupled from a 1.2V CML driver.

### **Timing Diagrams**





Figure 1. Propagation Delay


### **Typical Characteristics**

 $V_{CC}$  = 2.5,  $V_{CCO}$  = 1.2V, GND = 0V,  $V_{IN}$  = 400mV,  $R_L$  = 50 $\Omega$  to 1.2V, Data Pattern:  $2^{23}$ -1,  $T_A$  = 25°C, unless otherwise stated.

#### 6.4Gbps, 24 inch FR4




TIME (50ps/div.)



6.4Gbps, 18 inch FR4


TIME (50ps/div.)

6.4Gbps, 9 inch FR4



TIME (50ps/div.)

3.2Gbps, 24 inch FR4



TIME (100ps/div.)

### **Input and Output Stage**




Figure 2a. Simplified Differential Input Buffer




Figure 2b. Simplified CML Output Buffer

### **Single-Ended and Differential Swings**




Figure 3a. Single-Ended Swing




Figure 3b. Differential Swing

### **Input Interface Applications**




Figure 4a. CML Interface 100Ω Differential (DC-Coupled, 2.5V)




Figure 4b. CML Interface  $50\Omega \ to \ V_{CC}$  (DC-Coupled, 1.8V, 2.5V)




Figure 4c. CML Interface (AC-Coupled)




Figure 4d. LVPECL Interface (AC-Coupled)




Figure 4e. LVDS Interface (AC-Coupled)

### **CML Output Termination**




Figure 5a. 1.2V or 1.8V CML DC-Coupled Termination




Figure 5b. 1.8V CML DC-Coupled Termination




Figure 5c. CML AC-Coupled Termination V<sub>CCO</sub> 1.8V Only





Figure 5d. CML AC-Coupled Termination  $V_{\text{CCO}}$  1.2V Only

### **Related Product and Support Documents**

Part Number	Function	Datasheet Link
HBW Solutions	New Products and Termination Application Notes	http://www.micrel.com/page.do?page=/product-info/as/HBWsolutions.shtml

### **Package Information**



16-Pin QFN

#### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2008 Micrel, Incorporated.