## SY56023R



## Low Voltage 1.2V/1.8V/2.5V CML 2x2 **Crosspoint Switch 6.4Gbps with Equalization**

## **General Description**


The SY56023R is a fully-differential, low-voltage 1.2V/1.8V/2.5V CML 2x2 crosspoint switch with input equalization. The SY56023R can process clock signals as fast as 5GHz or data patterns up to 6.4Gbps.

The differential input includes Micrel's unique, 3-pin input termination architecture that interfaces to CML differential signals, without any level-shifting or termination resistor networks in the signal path. The differential input can also accept AC-coupled LVPECL and LVDS signals. Input voltages as small as 200mV (400mV<sub>PP</sub>) are applied before the 9", 18" or 27" FR4 transmission line. For ACcoupled input interface applications, an internal voltage reference is provided to bias the V<sub>T</sub> pin. The outputs are CML, with extremely fast rise/fall times guaranteed to be less than 80ps.

The SY56023R operates from a 2.5V ±5% core supply and a 1.2V, 1.8V or 2.5V ±5% output supply and is guaranteed over the full industrial temperature range (-40°C to +85°C). The SY56023R is part of Micrel's highspeed, Precision Edge® product line.

Datasheets and support documentation can be found on • Industrial temperature range: -40°C to +85°C Micrel's web site at: www.micrel.com.

## **Functional Block Diagram**





Precision Edge®

#### **Features**

- 1.2V/1.8V/2.5V CML 2x2 crosspoint switch
- Equalizes 9, 18, 27 inches of FR4
- Guaranteed AC performance over temperature and voltage:
  - DC-to > 6.4Gbps Data throughput
  - DC-to > 5GHz Clock throughput
  - <280 ps propagation delay (IN-to-Q)</li>
  - <15 ps output skew</p>
  - <80 ps rise/fall times
- Ultra-low jitter design
- <1 ps<sub>RMS</sub> cycle-to-cycle jitter
- High-speed CML outputs
- 2.5V ±5% V<sub>CC</sub> , 1.2/1.8V/2.5V ±5% V<sub>CCO</sub> power supply operation
- Available in 16-pin (3mm x 3mm) QFN package

## **Applications**

- · Data Distribution:
- SONET clock and data distribution
- · Fiber Channel clock and data distribution
- Gigabit Ethernet clock and data distribution

#### **Markets**

- Storage
- ATE
- Test and measurement
- Enterprise networking equipment
- High-end servers
- Metro area network equipment

Precision Edge is a registered trademark of Micrel, Inc.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com


# Ordering Information<sup>(1)</sup>

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY56023RMG	QFN-16	Industrial	R023 with Pb-Free Bar-Line Indicator	NiPdAu Pb-Free
SY56023RMGTR <sup>(2)</sup>	QFN-16	Industrial	R023 with Pb-Free Bar-Line Indicator	NiPdAu Pb-Free

#### Notes:

- 1. Contact factory for die availability. Dice are guaranteed at  $T_A = 25$ °C, DC Electricals only.
- 2. Tape and Reel.

# **Pin Configuration**



16-Pin QFN

# **Truth Table**

SEL0	SEL1	Q0	Q1
L	L	IN0	IN0
L	Н	IN0	IN1
Н	L	IN1	IN0
Н	Н	IN1	IN1

EQ	EQUALIZATION
LOW	27 "
FLOAT	18"
HIGH	9"

# **Pin Description**

Pin Number	Pin Name	Pin Function
16,1 4,5	INO, /INO IN1, /IN1	Differential Inputs: Signals as small as 200mV $V_{PK}$ (400m $V_{PP}$ ) applied to the input of 9, 18 or 27 inches 6 mil FR4 stripline transmission line are then terminated with the differential input. Each input pin internally terminates with 50 $\Omega$ to the VT pin.
2 3	VT0 VT1	Input Termination Center-Tap: Each side of the differential input pair terminates to a VT pin. This pin provides a center-tap to a termination network for maximum interface flexibility. An internal high impedance resistor divider biases VT to allow input AC coupling. For AC-coupling, bypass VT with 0.1µF low-ESR capacitor to VCC. See "Interface Applications" subsection and Figure 2a.
13	EQ	Three level input for equalization control. High, float, low. EQ pin applies the same EQ setting to both inputs.
15 6	SEL0 SEL1	These single-ended TTL/CMOS-compatible inputs, selects inputs IN0 or IN1. Note that these inputs are internally connected to a $25k\Omega$ pull-up resistor and will default to a logic HIGH state if left open.
7	VCC	Positive Power Supply: Bypass with $0.1\mu F//0.01\mu F$ low ESR capacitors as close to the $V_{CC}$ pins as possible. Supplies input and core circuitry.
8	VCCO	Output Supply: Bypass with $0.1\mu F//0.01\mu F$ low ESR capacitors as close to the $V_{CCO}$ pins as possible. Supplies the output buffers
14	GND, Exposed Pad	Ground: Exposed pad must be connected to a ground plane that is the same potential as the ground pins.
12,11 10,9	Q0, /Q0 Q1, /Q1	CML Differential Output Pairs: Differential buffered copy of the input signal. The output swing is typically 390mV. See "Interface Applications" subsection for termination information.

# Absolute Maximum Ratings<sup>(1)</sup>

Supply Voltage (V <sub>CC</sub> )	–0.5V to +3.0V
Supply Voltage (V <sub>CCO</sub> )	–0.5V to +3.0V
V <sub>CC</sub> - V <sub>CCO</sub>	<1.8V
V <sub>CCO</sub> - V <sub>CC</sub>	<0.5V
Input Voltage (V <sub>IN</sub> )	0.5V to V <sub>CC</sub>
CML Output Voltage (V <sub>OUT</sub> )	0.6V to 3.0V
Current (V <sub>T</sub> )	
Source or sink on VT pin	±100mA
Input Current	
Source or sink Current on (IN, /IN)	)±50mA
Maximum operating Junction Tempera	ature 125°C
Lead Temperature (soldering, 20sec.)	260°C
Storage Temperature (T <sub>s</sub> )	65°C to +150°C

# Operating Ratings<sup>(2)</sup>

Supply Voltage (V <sub>CC</sub> )	2.375V to 2.625V
(V <sub>CCO</sub> )	1.14V to 2.625V
Ambient Temperature (T <sub>A</sub> ) Package Thermal Resistance <sup>(3)</sup>	40°C to +85°C
Package Thermal Resistance <sup>(3)</sup>	
QFN	
Still-air $(\theta_{JA})$	75°C/W
Junction-to-board (ψ <sub>JB</sub> )	33°C/W

## DC Electrical Characteristics<sup>(4)</sup>

 $T_A = -40$ °C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>CC</sub>	Power Supply Voltage Range	V <sub>CC</sub>	2.375	2.5	2.625	V
		V <sub>cco</sub>	1.14	1.2	1.26	V
		Vcco	1.7	1.8	1.9	V
		Vcco	2.375	2.5	2.625	V
Icc	Power Supply Current	Max. V <sub>CC</sub>		80	110	mA
Icco	Power Supply Current	No Load. V <sub>CCO</sub>		32	42	mA
R <sub>IN</sub>	Input Resistance (IN-to-V <sub>T</sub> , /IN-to-V <sub>T</sub> )		45	50	55	Ω
R <sub>DIFF_IN</sub>	Differential Input Resistance (IN-to-/IN)		90	100	110	Ω
V <sub>IH</sub>	Input HIGH Voltage (IN, /IN)	IN, /IN	1.42		V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage (IN, /IN)	IN, /IN 1.22V = 1.7-0.475	1.22		V <sub>IH</sub> -0.2	V
V <sub>IN</sub>	Input Voltage Swing (IN, /IN)	see Figure 3a, Note 5, applied to input of transmission line.	0.2		1.0	V
V <sub>DIFF_IN</sub>	Differential Input Voltage Swing ( IN - /IN )	see Figure 3b, Note 5, applied to input of transmission line.	0.4		2.0	V
$V_{T\_IN}$	Voltage from Input to V <sub>T</sub>				1.28	V

#### Notes:

- 1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.
- 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
- 3. Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB.  $\psi_{JB}$  and  $\theta_{JA}$  values are determined for a 4-layer board in still-air number, unless otherwise stated.
- 4. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
- 5. V<sub>IN</sub>(max) is specified when V<sub>T</sub> is floating.

# CML Outputs DC Electrical Characteristics<sup>(6)</sup>

 $V_{CCO} = 1.14V \text{ to } 1.26V \text{ R}_{L} = 50\Omega \text{ to } V_{CCO}$ 

 $V_{\text{CCO}}$  = 1.7V to 1.9V, 2.375V to 2.625V,  $R_{\text{L}}$  = 50 $\Omega$  to  $V_{\text{CCO}}$  or 100 $\Omega$  across the outputs,

 $V_{CC} = 2.375V$  to 2.625V;  $T_A = -40$ °C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>OH</sub>	Output HIGH Voltage	$R_L = 50\Omega$ to $V_{CCO}$	V <sub>CC</sub> -0.020	V <sub>CC</sub> -0.010	V <sub>CC</sub>	V
Vout	Output Voltage Swing	See Figure 3a	300	390	475	mV
V <sub>DIFF_OUT</sub>	Differential Output Voltage Swing	See Figure 3b	600	780	950	mV
R <sub>OUT</sub>	Output Source Impedance		45	50	55	Ω

# LVTTL/CMOS DC Input Electrical Characteristics<sup>(6)</sup>

 $V_{CC}$  = 2.375V to 2.625V;  $T_A$  = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>IH</sub>	Input HIGH Voltage		2.0		V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage				0.8	V
I <sub>IH</sub>	Input HIGH Current		-125		30	μA
I <sub>IL</sub>	Input LOW Current		-300			μΑ

# Three Level EQ Input DC Electrical Characteristics<sup>(6)</sup>

 $V_{CC}$  = 2.375V to 2.625V;  $T_A$  = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>IH</sub>	Input HIGH Voltage		V <sub>CC</sub> -0.3		Vcc	V
$V_{IL}$	Input LOW Voltage		0		V <sub>EE</sub> +0.3	V
I <sub>IH</sub>	Input HIGH Current	$V_{IH} = V_{CC}$			400	μA
I <sub>IL</sub>	Input LOW Current	V <sub>IL</sub> = GND	-480			μΑ

#### Note:

<sup>6.</sup> The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

### **AC Electrical Characteristics**

 $V_{CCO} = 1.14V$  to 1.26V  $R_L = 50\Omega$  to  $V_{CCO}$ 

 $V_{\text{CCO}}$  = 1.7V to 1.9V, 2.375V to 2.625V,  $R_{L}$  =  $50\Omega$  to  $V_{\text{CCO}}$  or  $100\Omega$  across the outputs,

 $V_{CC} = 2.375V$  to 2.625V;  $T_A = -40^{\circ}C$  to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
f <sub>MAX</sub>	Maximum Frequency	NRZ Data	6.4			Gbps
		V <sub>OUT</sub> = 100mV Clock	5			GHz
t <sub>PD</sub>	Propagation Delay IN-to-Q	Note 7, Figure 1	100	180	280	ps
	SEL-to-Q	Figure 1	90	210	350	ps
t <sub>Skew</sub>	Input-to-Input Skew	Note 8		5	20	ps
	Output-to-Output Skew	Note 9		3	15	ps
	Part-to-Part Skew	Note 10			100	ps
t <sub>Jitter</sub>	Random Jitter	Note 11			1	ps <sub>RMS</sub>
	Crosstalk Induced Jitter (Adjacent Channel)	Note 12			0.7	рѕър
t <sub>R</sub> t <sub>F</sub>	Output Rise/Fall Time (20% to 80%)	At full output swing.	20	50	80	ps

#### Notes:

- 7. Propagation delay is measured with no attenuating transmission line connected to the input.
- 8. Input-to-Input skew is the difference in time between both inputs and the output for the same temperature, voltage and transition.
- 9. Output-to-Output skew is the difference in time between both outputs under identical input transition, temperature and power supply
- 10. Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and no skew at the edges at the respective inputs.
- 11. Random jitter is measured with a K28.7 pattern, measured at  $\leq$   $f_{MAX}$ .
- 12. Crosstalk induced jitter is defined as the added jitter that results from signals applied to the adjacent channel. It is measured at the output while applying a similar, differential clock frequencies that are asynchronous with respect to each other at the adjacent input.

### **Interface Applications**

For Input Interface Applications see Figures 4a-e and for CML Output Termination see Figures 5a-d.

### **CML Output Termination with VCCO 1.2V**

For VCCO of 1.2V, Figure 5a, terminate the output with 50 Ohms to 1.2V, not 100 ohms differentially across the outputs. If AC coupling is used, Figure 5d, terminate into 50 ohms to 1.2V before the coupling capacitor and then connect to a high value resistor to a reference voltage. Any unused output pair needs to be terminated, do not leave floating.

### CML Output Termination with VCCO 1.8V

For VCCO of 1.8V, Figure 5a and Figure 5b, terminate with either 50 ohms to 1.8V or 100 ohms differentially across the outputs. AC- or DC-coupling is fine.


#### **Input Termination**

1.8V CML driver: Terminate input with VT tied to 1.8V. Don't terminate 100 ohms differentially.

2.5V CML driver: Terminate input with either VT tied to 2.5V or 100 ohms differentially.

The input cannot be DC coupled from a 1.2V CML driver.

## **Timing Diagrams**







Figure 1. Propagation Delay

# **Typical Characteristics**


 $V_{CC} = 2.5, \ V_{CCO} = 1.2V, \ GND = 0V, \ V_{IN} = 400mV, \ R_L = 50\Omega \ to \ 1.2V, \ Data \ Pattern: \ 2^{23}-1, \ T_A = 25^{\circ}C, \ unless \ otherwise \ stated.$ 

### 6.4Gbps, 24 inch FR4




TIME (50ps/div.)

6.4Gbps, 18 inch FR4




TIME (50ps/div.)

6.4Gbps, 9 inch FR4



TIME (50ps/div.)

3.2Gbps, 24 inch FR4



TIME (100ps/div.)

# **Input and Output Stage**




Figure 2a. Simplified Differential Input Buffer




Figure 2b. Simplified CML Output Buffer

# Single-Ended and Differential Swings




Figure 3a. Single-Ended Swing




Figure 3b. Differential Swing

# **Input Interface Applications**




Figure 4a. CML Interface  $100\Omega$ Differential (DC-Coupled, 2.5V)




Figure 4b. CML Interface  $50\Omega$  to  $V_{CC}$ (DC-Coupled, 1.8V, 2.5V)




Figure 4c. CML Interface (AC-Coupled)




Figure 4d. LVPECL Interface (AC-Coupled)




Figure 4e. LVDS Interface (AC-Coupled)

# **CML Output Termination**




Figure 5a. 1.2V or 1.8V CML DC-Coupled Termination




Figure 5b. 1.8V CML DC-Coupled Termination




Figure 5c. CML AC-Coupled Termination V<sub>CCO</sub> 1.8V Only





Figure 5d. CML AC-Coupled Termination  $V_{\text{CCO}}$  1.2V Only

# **Related Product and Support Documents**

Part Number	Function	Datasheet Link
HBW Solutions	New Products and Termination Application Notes	http://www.micrel.com/page.do?page=/product-info/as/HBWsolutions.shtml

# Package Information<sup>(1)</sup>



16-Pin QFN

#### Note:

Package information is correct as of the publication date. For updates and most current information, go to www.micrel.com.

### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2012 Micrel, Incorporated.