

# ULTRA-PRECISION 1:8 FANOUT BUFFER WITH 400mV LVPECL OUTPUTS Precision Edge® AND INTERNAL TERMINATION SY58033U

#### **FEATURES**

- Precision 1:8, 400mV LVPECL fanout buffer
- Low-jitter performance:
  - 76fs<sub>RMS</sub> phase jitter (typ)
- Guaranteed AC performance over temperature and voltage:
  - Clock frequency range: DC to 5.5GHz
  - <80ps t<sub>r</sub>/t<sub>f</sub> times
  - <280ps t<sub>pd</sub>
  - <20ps skew</li>
- 100k LVPECL compatible outputs
- Fully differential inputs/outputs
- Accepts an input signal as low as 100mV
- Unique input termination and V<sub>T</sub> pin accepts
   DC-coupled and AC-coupled differential inputs: (LVPECL, LVDS, and CML)
- Power supply 2.5V ±5% or 3.3V ±10%
- Industrial temperature range: -40°C to +85°C
- Available in 32-pin (5mm x 5mm) QFN Package

Precision Edge®

#### DESCRIPTION

The SY58033U is a 2.5V/3.3V precision, high-speed, fully differential 400mV LVPECL 1:8 fanout buffer. The SY58033U is optimized to provide eight identical output copies with less than 20ps of skew and only 76fs<sub>RMS</sub> phase jitter. It can process clock signals as fast as 5.5GHz.

The differential input includes Micrel's unique, 3-pin input termination architecture that allows the SY58033U to directly interface to LVPECL, CML, and LVDS differential signal (AC- or DC-coupled) without any level-shifting or termination resistor networks in the signal path. The result is a clean, stub-free, low-jitter solution. The LVPECL (100k temperature compensated) outputs feature a 400mV typical swing into 50 ohms loads, and provide an extremely fast rise/fall time quaranteed to be less than 80ps.


The SY58033U operates from a 2.5V  $\pm 5\%$  supply or 3.3V  $\pm 10\%$  supply and is guaranteed over the full industrial temperature range ( $-40^{\circ}$ C to  $+85^{\circ}$ C). Other high-speed 1:8 fanout buffers include the CML SY58031U and the 800mV LVPECL SY58032U. The SY58033U is part of Micrel's high-speed, Precision Edge® product line.

All support documentation can be found on Micrel's web site at <a href="https://www.micrel.com">www.micrel.com</a>.

#### **APPLICATIONS**

- All SONET and all GigE clock distribution
- All Fibre Channel clock and data distribution
- Network routing engine timing distribution
- High-end, low-skew multiprocessor synchronous clock distribution


#### **FUNCTIONAL BLOCK DIAGRAM**



Precision Edge is a registered trademark of Micrel, Inc.

Rev.: F Amendment: /0 Issue Date: October 2011

## PACKAGE/ORDERING INFORMATION



32-Pin QFN (QFN-32)

# Ordering Information<sup>(1)</sup>

Part Number	Package Type	Operating Range	Package Marking
SY58033UMG <sup>(3)</sup>	QFN-32 Pb-Free	Industrial	SY58033U with Pb-Free bar-line indicator
SY58033UMGTR <sup>(2, 3)</sup>	QFN-32 Pb-Free	Industrial	SY58033U with Pb-Free bar-line indicator

#### Notes:

- 1. Contact factory for die availability. Dice are guaranteed at  $T_A$  = 25°C, DC electricals only. All devices are Pb-Free.
- 2. Tape and Reel.
- 3. Pb-Free package recommended for new designs.

# PIN DESCRIPTION

Pin Number	Pin Name	Pin Function
3, 6	IN, /IN	Differential Signal Input: Each pin of this pair internally terminates with $50\Omega$ to the $V_T$ pin. Note that this input will default to an indeterminate state if left open. See "Input Interface Applications" section.
4	VT	Input Termination Center-Tap: Each input terminates to this pin. The $V_T$ pin provides a center-tap for each input (IN, /IN) to the termination network for maximum interface flexibility. See "Input Interface Applications" section.
2, 7, 17, 24	GND, Exposed Pad	Ground. Exposed pad must be connected to a ground plane that is the same potential as the ground pin.
1, 8, 9, 16, 18, 23, 25, 32	VCC	Positive Power Supply: Bypass with $0.1\mu F  0.01\mu F $ low ESR capacitors as close to the pins as possible.
31, 30, 29, 28, 27, 26, 22, 21, 20, 19, 15, 14, 13, 12, 11, 10	Q0,/Q0, Q1,/Q1, Q2,/Q2, Q3,/Q3 Q4,/Q4, Q5,/Q5, Q6,/Q6, Q7,/Q7	400mV LVPECL Differential Output Pairs: Differential buffered output copy of the input signal. The LVPECL output swing is typically 400mV into 50Ω. Unused output pairs may be left floating with no impact on jitter. See "LVPECL Output" section.
5	VREF-AC	Bias Reference Voltage: Equal to $V_{CC}$ –1.2V (approx.), and used for AC-coupled applications. See "Input Interface Applications" section. When using $V_{REF-AC}$ , bypass with 0.01µF capacitor to $V_{CC}$ . Maximum sink/source current is 0.5mA.

## Absolute Maximum Ratings(1)

–0.5V to +4.0V
0.5V to V <sub>CC</sub>
±100mA
±50mA
±1.5mA
260°C
. –65°C to +150°C

## Operating Ratings<sup>(2)</sup>

Power Supply Voltage (V <sub>CC</sub> )	. +2.375V to +3.60V
Ambient Temperature Range (T <sub>A</sub> )	–40°C to +85°C
Package Thermal Resistance <sup>(4)</sup>	
QFN (θ <sub>JA</sub> )	
Still-Air	35°C/W
QFN (ψ <sub>JB</sub> )	
Junction-to-Board	20°C/W

#### DC ELECTRICAL CHARACTERISTICS(5)

 $T_{\Delta} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}.$ 

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>CC</sub>	Power Supply Voltage	2.5V nominal 3.3V nominal	2.375 3.0	2.5 3.3	2.625 3.6	V
I <sub>CC</sub>	Power Supply Current	$V_{CC}$ = max. No. load includes current through 50Ω pull-ups.		180	250	mA
$V_{IH}$	Input HIGH Voltage	IN, /IN, Note 6	V <sub>CC</sub> -1.6		V <sub>CC</sub>	V
$V_{IL}$	Input LOW Voltage	IN, /IN	0		V <sub>IH</sub> –0.1	V
$V_{IN}$	Input Voltage Swing	IN, /IN, see Figure 1a.	0.1		1.7	V
V <sub>DIFF_IN</sub>	Differential Input Voltage Swing   IN0, /IN0 ,  IN1, /IN1	IN, /IN, see Figure 1b.	0.2			V
$R_{IN}$	In-to-V <sub>T</sub> Resistance		40	50	60	Ω
$V_{T IN}$	Max. In-to-V <sub>T</sub> (IN, /IN)				1.28	V
$V_{REF-AC}$			V <sub>CC</sub> -1.3	V <sub>CC</sub> -1.2	V <sub>CC</sub> -1.1	V

#### LVPECL DC ELECTRICAL CHARACTERISTICS(5)

 $V_{CC}$  = 2.5V ±5% or 3.3V ±10%;  $R_L$  = 50ý to  $V_{CC}$  –2V;  $T_A$  = –40°C to +85°C unless otherwise stated

Symbol	Parameter	Condition	Min	Тур	Max	Units
$V_{OH}$	Output HIGH Voltage		V <sub>CC</sub> -1.145		V <sub>CC</sub> -0.895	V
$V_{OL}$	Output LOW Voltage		V <sub>CC</sub> -1.545		V <sub>CC</sub> -1.295	V
V <sub>OUT</sub>	Output Voltage Swing	see Figure 1a.	150	400		mV
V <sub>DIFF_OUT</sub>	Differential Voltage Swing	see Figure 1b.	300	800		mV

#### Notes:

- 1. Permanent device damage may occur if "Absolute Maximum Ratings" are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to "Absolute Maximum Ratings" conditions for extended periods may affect device reliability.
- 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
- 3. Due to the limited drive capability, use for input of the same package only.
- Thermal performance assumes exposed pad is soldered (or equivalent) to the device's most negative potential (GND) on the PCB. ψ<sub>JB</sub> uses 4-layer θ<sub>JA</sub> in still-air number unless otherwise stated.
- 5. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
- 6. V<sub>IH</sub> (min) not lowers than 1.2V.

## AC ELECTRICAL CHARACTERISTICS(7)


 $V_{CC}$  = 2.5V ±5% or 3.3V ±10%;  $R_L$  = 50ý to  $V_{CC}$ -2V;  $T_A$  = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
$f_{MAX}$	Maximum Operating Frequency	V <sub>OUT</sub> ≥ 200mV Clock	5.5			GHz
$t_{pd}$	Propagation Delay (IN-to-Q)		130	200	280	ps
t <sub>pd</sub> tempco	Differential Propagation Delay Temperature Coefficient			35		fs/°C
t <sub>SKEW</sub>	Output-to-Output Skew(within device)	Note 8		7	20	ps
	Part-to-Part Skew	Note 9			100	ps
t <sub>JITTER</sub>	RMS Phase Jitter	Output = 622MHz Integration Range 12kHz - 20MHz		76		fs
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Time	20% to 80%, at full output swing.	20	50	80	ps

#### Notes:


- 7. High frequency AC electricals are guaranteed by design and characterization. All outputs loaded with  $50\Omega$  to  $V_{CC}$ -2V,  $V_{IN}$  ž 100mV.
- 8. Output-to-output skew is measured between outputs under identical conditions.
- Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and with no skew of the edges at the respective inputs. Part-to-part skew includes variation in t<sub>pd</sub>.

#### **PHASE NOISE**



Phase Noise Plot: 622MHz @ 3.3V

## **SINGLE-ENDED AND DIFFERENTIAL SWINGS**




VorF\_h. VorF\_our SDDm∨(Typ)

Figure 1a. Single-Ended Voltage Swing


Figure 1b. Differential Voltage Swing


# **TIMING DIAGRAM**




#### **TYPICAL OPERATING CHARACTERISTICS**


 $V_{CC}$  = 2.5V, GND = 0,  $V_{IN}$  = 100mV,  $T_A$  = 25°C, unless otherwise stated.




















#### **INPUT BUFFER**




Figure 2. Simplified Differential Input Buffer

## **INPUT INTERFACE APPLICATIONS**




Figure 3a. DC-Coupled CML Input Interface

Option: May connect  $V_T$  to  $V_{CC}$ .




Figure 3b. AC-Coupled CML Input Interface




Figure 3c. LVPECL Input Interface




Figure 3d. AC-Coupled LVPECL Input Interface




Figure 3e. LVDS Input Interface

#### LVPECL OUTPUT

LVPECL has high input impedance, and very low output impedance (open emitter), and small signal swing which results in low electromagnetic interference (EMI). LVPECL is ideal for driving  $50\Omega$  and  $100\Omega$  controlled impedance transmission lines. There are several techniques in

terminating the LVPECL output, which are the Parallel Termination-Thevenin Equivalent, the Parallel Termination (3-Resistor), and the AC-Coupled Termination. Unused output pairs may be left floating. However, single-ended outputs must be terminated, or balanced.





Figure 4. Parallel Termination-Thevenin Equivalent




- Noles:
- 1. Power saving allematue to Theuenin termination.
- 2. Place lemination resistors as dose to destination inputs as possible.
- B. Refereix for selfs the DC blass politage, equal to  $V_{\rm T}$ .
- \*. For Z.5V systems ,  $R_b$ = 15 $\Omega_c$  For 3.3V systems,  $R_b$ = 50 $\Omega_c$


Figure 5. Parallel Termination (3-Resistor)

#### RELATED MICREL PRODUCTS AND SUPPORT DOCUMENTATION

Part Number	Function	Data Sheet Link
SY58031U	Ultra-Precision 1:8 Fanout Buffer with 400mV CML Outputs and Internal I/O Termination	http://www.micrel.com/product-info/products/sy58031u.shtml
SY58032U	Ultra-Precision 1:8 Fanout Buffer with LVPECL Outputs and Internal Termination	http://www.micrel.com/product-info/products/sy58032u.shtml
SY58033U	Ultra-Precision 1:8 Fanout Buffer with 400mV LVPECL Outputs and Internal Termination	http://www.micrel.com/product-info/products/sy58033u.shtml
	32-MLF <sup>®</sup> Manufacturing Guidelines Exposed Pad Application Note	www.amkor.com/products/notes papers/MLF AppNote 0902.pdf
	HBW Solutions	http://www.micrel.com/product-info/as/solutions.shtml


#### 32-PIN QFN (QFN-32)







BOTTOM VIEW

- ALL TIDIENSCONS ARE ON MOLLOMETERS.
- MAKE PARKAGE WARPAGE IS DOS MA MAKONIM ALLOWANE BURRS IS 0.076 MM DU ALL DIRECTIONS.
- PIN HL 10 ON TOP WILL BE LASER/TAK HARVEN







PCB Thermal Consideration for 32-Pin QFN Package (Always solder, or equivalent, the exposed pad to the PCB)

#### Package Notes:

- 1. Package meets Level 2 qualification.
- 2. All parts are dry-packaged before shipment.
- 3. Exposed pads must be soldered to a ground for proper thermal management.

#### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131

TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2005 Micrel, Incorporated.