#### SM843001-212



### ClockWorks<sup>TM</sup> Fibre Channel, 212.5MHz, Ultra-Low Jitter LVPECL Clock Frequency Synthesizer

#### **General Description**

The SM843001-212 is a Fibre Channel, 212.5MHz LVPECL clock frequency synthesizer and a member of the ClockWorks™ family of devices from Micrel. It provides a low-noise timing solution for high-speed, high-accuracy synthesis of clock signals. It includes a patented RotaryWave® architecture that provides a stable clock with very low phase noise.

Power supplies of either 2.5V or 3.3V are supported, with superior jitter and phase noise performance. The device synthesizes a 212.5MHz, low-noise, LVPECL output for Fibre Channel applications. The crystal reference frequency used is 26.5625MHz.

The SM843001-212 is an excellent replacement for IDT FemtoClocks®, with improved waveform integrity, and jitter.

Data sheets and support documentation can be found on Micrel's web site at: www.micrel.com.

#### **Features**

- Generates a low jitter LVPECL output
- 2.5V or 3.3V operating voltage
- Typical phase jitter ~170fs (637kHz to 10MHz) @212.5MHz
- Crystal frequency: 26.5625MHz
- 212.5MHz output frequency
- RMS Phase Noise @ 212.5MHz:


1kHz: -119dBc/Hz
10kHz: -127dBc/Hz
100kHz: -135dBc/Hz
1MHz: -138dBc/Hz
10MHz: -160dBc/Hz
20MHz: -165dBc/Hz

- Industrial temperature range
- Green, RoHS-, and PFOS-compliant
- Available in 8-pin TSSOP

### **Applications**

- Fibre Channel
- Storage Networking (SAN)

### **Block Diagram**



ClockWorks is a trademark of Micrel, Inc. RotaryWave is a registered trademark of Multigig, Inc. FemtoClocks is a registered trademark of IDT, Inc.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com


# Ordering Information<sup>(1)</sup>

Part Number	Package Type	Operating Range	Package Marking
SM843001-212KA	K-8	Industrial	843001-212
SM843001-212KA TR <sup>(2)</sup>	K-8	Industrial	843001-212

#### Notes:

- 1. Devices are Green, RoHS-compliant and PFOS-compliant.
- 2. Tape and Reel.

## **Pin Configuration**



8-Pin TSSOP (K-8)

### **Pin Description**

Pin Number	Pin Name	Туре	Level	Pin Function
1	$V_{DDA}$	PWR		Analog 2.5V or 3.3V Power Supply. No filter resistor needed.
2	V <sub>EE</sub>	PWR		Ground.
3	XTAL_OUT	O, (SE)	12pF crystal	Crystal Reference Output, no load caps needed.
4	XTAL_IN	I, (SE)	12pF crystal	Crystal Reference Input, no load caps needed.
5	NC	-		No Connect
6	/Q0	O, (DIF)	LVPECL	Differential Clock Output
7	Q0	O, (DIF)	LVPECL	Differential Clock Output
8	$V_{DD}$	PWR		2.5V or 3.3V Power Supply

SM843001-212 Micrel, Inc.

## Absolute Maximum Ratings<sup>(1)</sup>

Supply Voltage (V <sub>DDA</sub> , V <sub>DD</sub> ,)	+4.6V
Input Voltage (V <sub>IN</sub> )	$0.50V \text{ to } V_{DD} + 0.5V$
LVPECL Output Current (I <sub>OUT</sub> )	
Continuous	50mA
Surge	100mA
Lead Temperature (soldering, 20sec.)	260°C
Case Temperature	115°C
Storage Temperature (T <sub>s</sub> )	65°C to +150°C

## Operating Ratings<sup>(2)</sup>

Supply Voltage (V <sub>IN</sub> )	+2.375V to +3.465V
Ambient Temperature (T <sub>A</sub> )	40°C to +85°C
Junction Thermal Resistance	
TSSOP (θ <sub>JA</sub> )(Still Air)	141°C/W

## DC Electrical Characteristics<sup>(3)</sup>

 $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ ;  $T_A = -40$ °C to +85°C, unless noted.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
$V_{DD}$	Core Supply Voltage		3.135	3.30	3.465	V
$V_{DDA}$	Analog Supply Voltage		3.135	3.30	3.465	V
I <sub>DDA</sub>	Analog Supply Current			48	60	mA
I <sub>EE</sub>	Total Supply Current	No load		87	110	mA

 $V_{DD} = V_{DDA} = 2.5V \pm 5\%$ ;  $T_A = -40$ °C to +85°C, unless noted.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
$V_{DD}$	Core Supply Voltage		2.375	2.50	2.625	V
$V_{DDA}$	Analog Supply Voltage		2.375	2.50	2.625	V
I <sub>DDA</sub>	Analog Supply Current			48	60	mA
I <sub>EE</sub>	Total Supply Current	No load		80	100	mA

## LVPECL DC Electrical Characteristics (3)(4)

 $V_{DD}$  =  $V_{DDA}$  = 2.5V ±5% or 3.3V ±5%,  $T_A$  = -40°C to +85°C, unless noted.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V <sub>OH</sub>	Output High Voltage	$50\Omega$ to $V_{DD}-2V$	V <sub>DD</sub> – 1.145	$V_{DD} - 0.97$	V <sub>DD</sub> – 0.845	V
V <sub>OL</sub>	Output Low Voltage	$50\Omega$ to $V_{DD}$ -2V	V <sub>DD</sub> – 1.945	V <sub>DD</sub> – 1.77	V <sub>DD</sub> – 1.645	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6	0.8	1.0	V

#### Notes:

- Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
- The circuit is designed to meet the DC specifications shown in the above tables after thermal equilibrium has been established with a transverse airflow greater than 500 lfpm.
- See Figure 4 for load test circuit example.

# AC Electrical Characteristics<sup>(5)</sup>

 $V_{DD}$  =  $V_{DDA}$  = 2.5V ±5% or 3.3V ±5%,  $T_A$  = -40°C to +85°C, unless noted.


Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
Fout	Output Frequency	26.5625MHz Crystal		212.5		MHz
t <sub>JITTER</sub>	RMS Phase Jitter (Output = 212.5 MHz)	Integration Range: 637kHz to 10MHz		170		fs
t <sub>R</sub> / t <sub>F</sub>	Output rise/fall time	20% to 80%	80	150	350	ps
O <sub>DC</sub>	Output Duty Cycle		48	50	52	%

#### Note:

5. The circuit is designed to meet the AC specifications shown in the above table(s) after thermal equilibrium has been established with a transverse airflow greater than 500 lfpm.

### **Crystal Characteristics**

Parameter	Condition	Min.	Тур.	Max.	Units
Mode of Oscillation	12pF Load	Fundamental, Parallel Resonant			
Frequency			26.5625		MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitor, C0			3	7	pF
Correlation Drive Level			100	300	uW



PHASE NOISE PLOT: 212.5MHz @ 3.3V




Figure 1. Duty Cycle Timing




Figure 2. All Outputs Rise/Fall Time




Figure 3. RMS Phase Noise/Jitter




Figure 4. LVPECL Output Load and Test Circuit





Figure 5. Crystal Input Interface

### **Package Information**



8-Pin TSSOP (K-8)

#### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2010 Micrel, Incorporated.