

## DDR3L SDRAM

MT41K256M4 - 32 Meg x 4 x 8 banks MT41K128M8 - 16 Meg x 8 x 8 banks MT41K64M16 - 8 Meg x 16 x 8 banks

## **Description**

The 1.35V DDR3L SDRAM device is a low-voltage version of the 1.5V DDR3 SDRAM device. Refer to the DDR3 (1.5V) SDRAM data sheet specifications when running in 1.5V compatible mode.

#### **Features**

- $V_{DD} = V_{DDO} = +1.35V (1.283V \text{ to } 1.45V)$
- Backward compatible to  $V_{DD} = V_{DDO} = 1.5V \pm 0.075V$
- · Differential bidirectional data strobe
- 8*n*-bit prefetch architecture
- Differential clock inputs (CK, CK#)
- 8 internal banks
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Programmable CAS (READ) latency (CL)
- Programmable CAS additive latency (AL)
- Programmable CAS (WRITE) latency (CWL)
- Fixed burst length (BL) of 8 and burst chop (BC) of 4 (via the mode register set [MRS])
- Selectable BC4 or BL8 on-the-fly (OTF)
- · Self refresh mode
- T<sub>C</sub> of 0°C to 95°C
  - 64ms, 8192-cycle refresh at 0°C to 85°C
  - 32ms at 85°C to 95°C
- Self refresh temperature (SRT)
- Automatic self refresh (ASR)

- · Write leveling
- Multipurpose register
- · Output driver calibration

Options <sup>1</sup>	Marking
<ul> <li>Configuration</li> </ul>	
- 256 Meg x 4	256M4
- 128 Meg x 8	128M8
- 64 Meg x 16	64M16
• FBGA package (Pb-free) – x4, x8	
<ul> <li>78-ball FBGA (8mm x 11.5mm) Rev.</li> </ul>	JP
G	
- 78-ball FBGA (8mm x 10.5mm) Rev. J	DA
• FBGA package (Pb-free) – x16	
– 96-ball FBGA (8mm x 14mm) Rev. G	JT
- 96-ball FBGA (8mm x 14mm) Rev. J	TW
<ul> <li>Timing – cycle time</li> </ul>	
- 1.07ns @ CL = 13 (DDR3-1866)	-107
- 1.25ns @ CL = 11 (DDR3-1600)	-125
-1.5ns @ CL = 9 (DDR3-1333)	-15E
- 1.87ns @ CL = 7 (DDR3-1066)	-187E
<ul> <li>Operating temperature</li> </ul>	
- Commercial (0°C $\leq$ T <sub>C</sub> $\leq$ +95°C)	None
- Industrial ( $-40^{\circ}$ C $\leq$ T <sub>C</sub> $\leq$ +95 $^{\circ}$ C)	IT
• Revision	:G / :J

Note: 1. Not all options listed can be combined to define an offered product. Use the part catalog search on http://www.micron.com for available offerings.

**Table 1: Key Timing Parameters** 

Speed Grade	de Data Rate (MT/s) Target <sup>t</sup> RCD- <sup>t</sup> RP-CL <sup>t</sup> RCD (ns)		<sup>t</sup> RP (ns)	CL (ns)	
-107 <sup>1, 2, 3</sup>	1866	13-13-13	13.91	13.91	13.91
-125 <sup>1, 2</sup>	1600	11-11-11	13.75	13.75	13.75
-15E <sup>1</sup>	1333	9-9-9	13.5	13.5	13.5
187E	1066	7-7-7	13.1	13.1	13.1

Notes: 1. Backward compatible to 1066, CL = 7 (-187E).


- 2. Backward compatible to 1333, CL = 9 (-15E).
- 3. Backward compatible to 1600, CL = 11 (-125).



**Table 2: Addressing** 

Parameter	256 Meg x 4	128 Meg x 8	64 Meg x 16	
Configuration 32 Meg x 4 x 8 banks		16 Meg x 8 x 8 banks	8 Meg x 16 x 8 banks	
Refresh count	8K	8K	8K	
Row address 16K A[13:0]		16K A[13:0]	8K A[12:0]	
Bank address	8 BA[2:0]	8 BA[2:0]	8 BA[2:0]	
Column address	2K A[11, 9:0]	1K A[9:0]	1K A[9:0]	
Page Size	1KB	1KB	2KB	

**Figure 1: DDR3 Part Numbers** 



Note: 1. Not all options listed can be combined to define an offered product. Use the part catalog search on <a href="http://www.micron.com">http://www.micron.com</a> for available offerings.





#### **Contents**

State Diagram	
Functional Description	
Industrial Temperature	12
General Notes	
Functional Block Diagrams	14
Ball Assignments and Descriptions	16
Package Dimensions	22
Electrical Specifications	26
Absolute Ratings	26
Input/Output Capacitance	27
Thermal Characteristics	
Electrical Specifications – I <sub>DD</sub> Specifications and Conditions	29
Electrical Characteristics – I <sub>DD</sub> Specifications	
Electrical Specifications – DC and AC	
DC Operating Conditions	
Input Operating Conditions	
DDR3L 1.35V AC Overshoot/Undershoot Specification	
DDR3L 1.35V Slew Rate Definitions for Single-Ended Input Signals	
DDR3L 1.35V Slew Rate Definitions for Differential Input Signals	54
ODT Characteristics	
1.35V ODT Resistors	
ODT Sensitivity	
ODT Timing Definitions	
Output Driver Impedance	
34 Ohm Output Driver Impedance	62
DDR3L 34 Ohm Driver	
DDR3L 34 Ohm Output Driver Sensitivity	
DDR3L Alternative 40 Ohm Driver	
DDR3L 40 Ohm Output Driver Sensitivity	
Output Characteristics and Operating Conditions	
Reference Output Load	
Slew Rate Definitions for Single-Ended Output Signals	70
Slew Rate Definitions for Differential Output Signals	
Speed Bin Tables	
Electrical Characteristics and AC Operating Conditions	
Command and Address Setup, Hold, and Derating	
Data Setup, Hold, and Derating	
Commands – Truth Tables	
Commands — Truth Tables	
DESELECT	
NO OPERATION	
ZQ CALIBRATION LONG	
ZQ CALIBRATION SHORT	
ACTIVATE	
READ	
WRITE	
PRECHARGEREFRESH	
SELF REFRESH	
DLL Disable Mode	117



## 1Gb: x4, x8, x16 DDR3L SDRAM Description

Input Clock Frequency Change	
Write Leveling	
Write Leveling Procedure	
Write Leveling Mode Exit Procedure	
Initialization	
Voltage Initialization / Change	130
V <sub>DD</sub> Voltage Switching	131
Mode Registers	132
Mode Register 0 (MR0)	133
Burst Length	133
Burst Type	134
DLL RESET	135
Write Recovery	
Precharge Power-Down (Precharge PD)	
CAS Latency (CL)	136
Mode Register 1 (MR1)	137
DLL Enable/DLL Disable	
Output Drive Strength	
OUTPUT ENABLE/DISABLE	
TDQS Enable	138
On-Die Termination	
WRITE LEVELING	
POSTED CAS ADDITIVE Latency	
Mode Register 2 (MR2)	140
CAS WRITE Latency (CWL)	141
AUTO SELF REFRESH (ASR)	
SELF REFRESH TEMPERATURE (SRT)	142
SRT vs. ASR	142
DYNAMIC ODT	142
Mode Register 3 (MR3)	
MULTIPURPOSE REGISTER (MPR)	
MPR Functional Description	
MPR Register Address Definitions and Bursting Order	
MPR Read Predefined Pattern	
MODE REGISTER SET (MRS) Command	
ZQ CALIBRATION Operation	
ACTIVATE Operation	
READ Operation	
WRITE Operation	
DQ Input Timing	
PRECHARGE Operation	
SELF REFRESH Operation	
Extended Temperature Usage	
Power-Down Mode	
RESET Operation	187
On-Die Termination (ODT)	
Functional Representation of ODT	
Nominal ODT	
Dynamic ODT	
Dynamic ODT Special Use Case	
Functional Description	
Synchronous ODT Mode	197



## 1Gb: x4, x8, x16 DDR3L SDRAM Description

ODT Latency and Posted ODT	197
Timing Parameters	
ODT Off During READs	
Asynchronous ODT Mode	
Synchronous to Asynchronous ODT Mode Transition (Power-Down Entry)	
Asynchronous to Synchronous ODT Mode Transition (Power-Down Exit)	
Asynchronous to Synchronous ODT Mode Transition (Short CKE Pulse)	





## **List of Figures**

Figure 1:	DDR3 Part Numbers	2
Figure 2:	Simplified State Diagram	. 11
Figure 3:	256 Meg x 4 Functional Block Diagram	. 14
	128 Meg x 8 Functional Block Diagram	
	64 Meg x 16 Functional Block Diagram	
	78-Ball FBGA – x4, x8 Ball Assignments (Top View)	
	96-Ball FBGA – x16 Ball Assignments (Top View)	
	78-Ball FBGA – x4, x8 (JP)	
	78-Ball FBGA – x4, x8 (DA)	
	96-Ball FBGA – x16 (JT)	
	96-Ball FBGA – x16 (TW)	
	Thermal Measurement Point	
0	DDR3L 1.35V Input Signal	
	Overshoot	
	Undershoot	
	V <sub>IX</sub> for Differential Signals	
	Single-Ended Requirements for Differential Signals	
	Definition of Differential AC-Swing and <sup>t</sup> DVAC	
	Nominal Slew Rate Definition for Single-Ended Input Signals	
	DDR3L 1.35V Nominal Differential Input Slew Rate Definition for DQS, DQS# and CK, CK#	
	ODT Levels and I-V Characteristics	
	ODT Timing Reference Load	
	<sup>t</sup> AON and <sup>t</sup> AOF Definitions	
	<sup>t</sup> AONPD and <sup>t</sup> AOFPD Definitions	
	tADC Definition	
0	Output Driver	
	DQ Output Signal	
Figure 28:	Differential Output Signal	. 69
	Reference Output Load for AC Timing and Output Slew Rate	
	Nominal Slew Rate Definition for Single-Ended Output Signals	
	Nominal Differential Output Slew Rate Definition for DQS, DQS#	
	Nominal Slew Rate and tVAC for tIS (Command and Address – Clock)	
Figure 33:	Nominal Slew Rate for <sup>t</sup> IH (Command and Address – Clock)	99
	Tangent Line for <sup>t</sup> IS (Command and Address – Clock)	
	Tangent Line for tH (Command and Address – Clock)	
	Nominal Slew Rate and tVAC for tDS (DQ – Strobe)	
	Nominal Slew Rate for <sup>t</sup> DH (DQ – Strobe)	
	Tangent Line for <sup>t</sup> DS (DQ – Strobe)	
	Tangent Line for <sup>t</sup> DH (DQ – Strobe)	
	Refresh Mode	
	DLL Enable Mode to DLL Disable Mode	
	DLL Disable Mode to DLL Enable Mode	
	DLL Disable tDQSCK	
	Change Frequency During Precharge Power-Down	
Figure 45.	Write Leveling Concept	122
	Write Leveling Sequence	
0	Write Leveling Sequence Write Leveling Exit Procedure	
	Initialization Sequence	
	V <sub>DD</sub> Voltage Switching	
	MRS to MRS Command Timing ( <sup>t</sup> MRD)	
TIGUIC JU.	wito to wito command immig ( wito)	104



# 1Gb: x4, x8, x16 DDR3L SDRAM Description

Figure 51:	MRS to nonMRS Command Timing ( <sup>t</sup> MOD)	133
	Mode Register 0 (MR0) Definitions	
	READ Latency	
Figure 54:	Mode Register 1 (MR1) Definition	137
Figure 55:	READ Latency (AL = 5, CL = 6)	140
	Mode Register 2 (MR2) Definition	
	CAS WRITE Latency	
	Mode Register 3 (MR3) Definition	
	Multipurpose Register (MPR) Block Diagram	
	MPR System Read Calibration with BL8: Fixed Burst Order Single Readout	
	MPR System Read Calibration with BL8: Fixed Burst Order, Back-to-Back Readout	
	MPR System Read Calibration with BC4: Lower Nibble, Then Upper Nibble	
0	MPR System Read Calibration with BC4: Upper Nibble, Then Lower Nibble	
	ZQ CALIBRATION Timing (ZQCL and ZQCS)	
	Example: Meeting <sup>t</sup> RRD (MIN) and <sup>t</sup> RCD (MIN)	
	Example: <sup>t</sup> FAW	
	READ Latency	
-	Consecutive READ Bursts (BL8)	
0	Consecutive READ Bursts (BC4)	
0	Nonconsecutive READ Bursts	
0	READ (BL8) to WRITE (BL8)	
0	READ (BC4) to WRITE (BC4) OTF	
	READ to PRECHARGE (BL8)	
	READ to PRECHARGE (BC4)	
	READ to PRECHARGE (AL = 5, CL = 6)	
	READ with Auto Precharge (AL = 4, CL = 6)	
	Data Output Timing – <sup>t</sup> DQSQ and Data Valid Window	
	Data Strobe Timing – READs	
Figure 79:	Method for Calculating <sup>t</sup> LZ and <sup>t</sup> HZ	16/
	transfer of calculating 122 and 112	
0	tRPST Timing	
-	tWPRE Timing	
-	tWPST Timing	
-	WRITE Burst	
0	Consecutive WRITE (BL8) to WRITE (BL8)	
0	Consecutive WRITE (BC4) to WRITE (BC4) via OTF	
0	Nonconsecutive WRITE to WRITE	
	WRITE (BL8) to READ (BL8)	
	WRITE to READ (BC4 Mode Register Setting)	
	WRITE (BC4 OTF) to READ (BC4 OTF)	
	WRITE (BL8) to PRECHARGE	
	WRITE (BC4 Mode Register Setting) to PRECHARGE	
	WRITE (BC4 OTF) to PRECHARGE	
	Data Input Timing	
	Self Refresh Entry/Exit Timing	
	Active Power-Down Entry and Exit	
	Precharge Power-Down (Fast-Exit Mode) Entry and Exit	
	Precharge Power-Down (Slow-Exit Mode) Entry and Exit	
	Power-Down Entry After READ or READ with Auto Precharge (RDAP)	
	: Power-Down Entry After WRITE	
Figure 100	: Power-Down Entry After WRITE with Auto Precharge (WRAP)	103
	REFRESH to Power-Down Entry	
115 UIU 111/2	. ILLIILUII WI UNVI DUNII LIIU (	TOT



## 1Gb: x4, x8, x16 DDR3L SDRAM Description

Figure 103:	ACTIVATE to Power-Down Entry	184
Figure 104:	PRECHARGE to Power-Down Entry	185
	MRS Command to Power-Down Entry	
Figure 106:	Power-Down Exit to Refresh to Power-Down Entry	186
	RESET Sequence	
Figure 108:	On-Die Termination	189
Figure 109:	Dynamic ODT: ODT Asserted Before and After the WRITE, BC4	194
Figure 110:	Dynamic ODT: Without WRITE Command	194
Figure 111:	Dynamic ODT: ODT Pin Asserted Together with WRITE Command for 6 Clock Cycles, BL8	195
Figure 112:	Dynamic ODT: ODT Pin Asserted with WRITE Command for 6 Clock Cycles, BC4	196
Figure 113:	Dynamic ODT: ODT Pin Asserted with WRITE Command for 4 Clock Cycles, BC4	196
Figure 114:	Synchronous ODT	198
	Synchronous ODT (BC4)	
Figure 116:	ODT During READs	201
Figure 117:	Asynchronous ODT Timing with Fast ODT Transition	203
Figure 118:	Synchronous to Asynchronous Transition During Precharge Power-Down (DLL Off) Entry	205
Figure 119:	Asynchronous to Synchronous Transition During Precharge Power-Down (DLL Off) Exit	207
Figure 120:	Transition Period for Short CKE LOW Cycles with Entry and Exit Period Overlapping	209
Figure 121:	Transition Period for Short CKE HIGH Cycles with Entry and Exit Period Overlapping	209





### **List of Tables**

	Key Timing Parameters	
	Addressing	
Table 3:	78-Ball FBGA – x4, x8 Ball Descriptions	18
Table 4:	96-Ball FBGA – x16 Ball Descriptions	20
Table 5:	Absolute Maximum Ratings	26
Table 6:	DDR3L Input/Output Capacitance	27
	Thermal Characteristics	
Table 8:	DDR3L Timing Parameters Used for I <sub>DD</sub> Measurements – Clock Units	29
Table 9:	DDR3L I <sub>DD0</sub> Measurement Loop	30
Table 10:	DDR3L I <sub>DD1</sub> Measurement Loop	31
Table 11:	DDR3L I <sub>DD</sub> Measurement Conditions for Power-Down Currents	32
Table 12:	DDR3L I <sub>DD2N</sub> and I <sub>DD3N</sub> Measurement Loop	33
Table 13:	DDR3L I <sub>DD2NT</sub> Measurement Loop	33
Table 14:	DDR3L I <sub>DD4R</sub> Measurement Loop	34
Table 15:	DDR3L I <sub>DD4W</sub> Measurement Loop	35
Table 16:	DDR3L I <sub>DD5B</sub> Measurement Loop	36
Table 17:	DDR3L I <sub>DD</sub> Measurement Conditions for I <sub>DD6</sub> , I <sub>DD6ET</sub> , and I <sub>DD8</sub>	37
	DDR3L I <sub>DD7</sub> Measurement Loop	
Table 19:	I <sub>DD</sub> Maximum Limits – Rev. G	40
Table 20:	I <sub>DD</sub> Maximum Limits – Rev. J	42
Table 21:	DDR3L 1.35V DC Electrical Characteristics and Operating Conditions	44
Table 22:	DDR3L 1.35V DC Electrical Characteristics and Input Conditions	45
Table 23:	DDR3L 1.35V Input Switching Conditions - Command and Address	46
Table 24:	DDR3L 1.35V Differential Input Operating Conditions (CK, CK# and DQS, DQS#)	47
	DDR3L Control and Address Pins	
Table 26:	DDR3L 1.35V Clock, Data, Strobe, and Mask Pins	49
Table 27:	DDR3L 1.35V - Minimum Required Time <sup>t</sup> DVAC for CK/CK#, DQS/DQS# Differential for AC Ringback	.51
Table 28:	Single-Ended Input Slew Rate Definition	52
Table 29:	DDR3L 1.35V Differential Input Slew Rate Definition	54
Table 30:	On-Die Termination DC Electrical Characteristics	55
Table 31:	1.35V R <sub>TT</sub> Effective Impedance	56
Table 32:	ODT Sensitivity Definition	57
Table 33:	ODT Temperature and Voltage Sensitivity	57
	ODT Timing Definitions	
Table 35:	DDR3L(1.35V) Reference Settings for ODT Timing Measurements	58
	DDR3L 34 Ohm Driver Impedance Characteristics	
	DDR3L 34 Ohm Driver Pull-Up and Pull-Down Impedance Calculations	
Table 38:	DDR3L 34 Ohm Driver $I_{OH}/I_{OL}$ Characteristics: $V_{DD} = V_{DDQ} = DDR3L@1.35V$	63
Table 39:	DDR3L 34 Ohm Driver $I_{OH}/I_{OL}$ Characteristics: $V_{DD} = V_{DDQ} = DDR3L@1.45V$	63
	DDR3L 34 Ohm Driver $I_{OH}/I_{OL}$ Characteristics: $V_{DD} = V_{DDQ} = DDR3L@1.283$	
Table 41:	DDR3L 34 Ohm Output Driver Sensitivity Definition	64
Table 42:	DDR3L 34 Ohm Output Driver Voltage and Temperature Sensitivity	64
Table 43:	DDR3L 40 Ohm Driver Impedance Characteristics	65
Table 44:	DDR3L 40 Ohm Output Driver Sensitivity Definition	65
Table 45:	40 Ohm Output Driver Voltage and Temperature Sensitivity	66
	DDR3L Single-Ended Output Driver Characteristics	
	DDR3L Differential Output Driver Characteristics	
	DDR3L Differential Output Driver Characteristics $V_{\text{OX(AC)}}$	
	Single-Ended Output Slew Rate Definition	70
Table 50.	Differential Output Slew Rate Definition	72




## 1Gb: x4, x8, x16 DDR3L SDRAM Description

Table 51:	DDR3L-1066 Speed Bins	. 73
Table 52:	DDR3L-1333 Speed Bins	. 74
Table 53:	DDR3L-1600 Speed Bins	. 75
	DDR3L-1866 Speed Bins	
Table 55:	Electrical Characteristics and AC Operating Conditions	. 77
Table 56:	Electrical Characteristics and AC Operating Conditions for Speed Extensions	. 87
	DDR3L Command and Address Setup and Hold Values 1 V/ns Referenced – AC/DC-Based	
	DDR3L-800/1066/1333/1600 Derating Values <sup>t</sup> IS/ <sup>t</sup> IH – AC160/DC90-Based	
Table 59:	DDR3L-800/1066/1333/1600 Derating Values for <sup>t</sup> IS/ <sup>t</sup> IH – AC135/DC90-Based	. 96
Table 60:	DDR3L-1866 Derating Values for <sup>t</sup> IS/ <sup>t</sup> IH – AC125/DC90-Based	. 97
Table 61:	$DDR3L\ Minimum\ Required\ Time\ ^tVAC\ Above\ V_{IH(AC)}\ (Below\ V_{IL[AC]})\ for\ Valid\ ADD/CMD\ Transition\ \$	. 97
Table 62:	DDR3L Data Setup and Hold Values at 1 V/ns (DQS, DQS# at 2 V/ns) – AC/DC-Based	103
Table 63:	DDR3L Derating Values for <sup>t</sup> DS/ <sup>t</sup> DH – AC160/DC90-Based	103
	DDR3L Derating Values for <sup>t</sup> DS/ <sup>t</sup> DH – AC135/DC100-Based	
Table 65:	DDR3L Derating Values for <sup>t</sup> DS/ <sup>t</sup> DH – AC130/DC100-Based at 2V/ns	104
Table 66:	DDR3L Minimum Required Time <sup>t</sup> VAC Above V <sub>IH(AC)</sub> (Below V <sub>IL(AC)</sub> ) for Valid DQ Transition	105
	Truth Table – Command	
Table 68:	Truth Table – CKE	112
Table 69:	READ Command Summary	114
	WRITE Command Summary	
	READ Electrical Characteristics, DLL Disable Mode	
Table 72:	Write Leveling Matrix	124
	Burst Order	
Table 74:	MPR Functional Description of MR3 Bits	144
	MPR Readouts and Burst Order Bit Mapping	
Table 76:	Self Refresh Temperature and Auto Self Refresh Description	178
Table 77:	Self Refresh Mode Summary	178
	Command to Power-Down Entry Parameters	
	Power-Down Modes	
	Truth Table – ODT (Nominal)	
	ODT Parameters	
	Write Leveling with Dynamic ODT Special Case	
	Dynamic ODT Specific Parameters	
Table 84:	Mode Registers for R <sub>TT,nom</sub>	192
Table 85:	Mode Registers for R <sub>TT(WR)</sub>	193
Table 86:	Timing Diagrams for Dynamic ODT	193
	Synchronous ODT Parameters	
Table 88:	Asynchronous ODT Timing Parameters for All Speed Bins	203
Table 89.	ODT Parameters for Power-Down (DLI Off) Entry and Exit Transition Period	205



### **State Diagram**

**Figure 2: Simplified State Diagram** 



ACT = ACTIVATE

MPR = Multipurpose register

MRS = Mode register set

PDE = Power-down entry

PDX = Power-down exit

PRE = PRECHARGE

PREA = PRECHARGE ALL

READ = RD, RDS4, RDS8

READ AP = RDAP, RDAPS4, RDAPS8

REF = REFRESH

RESET = START RESET PROCEDURE

SRE = Self refresh entry

SRX = Self refresh exit

WRITE = WR, WRS4, WRS8

WRITE AP = WRAP, WRAPS4, WRAPS8

ZQCL = ZQ LONG CALIBRATION

ZQCS = ZQ SHORT CALIBRATION



### **Functional Description**

DDR3 SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is an 8*n*-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3 SDRAM effectively consists of a single 8*n*-bit-wide, four-clock-cycle data transfer at the internal DRAM core and eight corresponding *n*-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

The differential data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the DDR3 SDRAM input receiver. DQS is center-aligned with data for WRITEs. The read data is transmitted by the DDR3 SDRAM and edge-aligned to the data strobes.

The DDR3 SDRAM operates from a differential clock (CK and CK#). The crossing of CK going HIGH and CK# going LOW is referred to as the positive edge of CK. Control, command, and address signals are registered at every positive edge of CK. Input data is registered on the first rising edge of DQS after the WRITE preamble, and output data is referenced on the first rising edge of DQS after the READ preamble.

Read and write accesses to the DDR3 SDRAM are burst-oriented. Accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVATE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVATE command are used to select the bank and row to be accessed. The address bits registered coincident with the READ or WRITE commands are used to select the bank and the starting column location for the burst access.

The device uses a READ and WRITE BL8 and BC4. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

As with standard DDR SDRAM, the pipelined, multibank architecture of DDR3 SDRAM allows for concurrent operation, thereby providing high bandwidth by hiding row precharge and activation time.

A self refresh mode is provided, along with a power-saving, power-down mode.

#### **Industrial Temperature**

The industrial temperature (IT) device requires that the case temperature not exceed  $-40^{\circ}\text{C}$  or 95°C. JEDEC specifications require the refresh rate to double when  $T_{C}$  exceeds 85°C; this also requires use of the high-temperature self refresh option. Additionally, ODT resistance and the input/output impedance must be derated when  $T_{C}$  is < 0°C or >95°C.

#### **General Notes**

- The functionality and the timing specifications discussed in this data sheet are for the DLL enable mode of operation (normal operation).
- Throughout this data sheet, various figures and text refer to DQs as "DQ." DQ is to be interpreted as any and all DQ collectively, unless specifically stated otherwise.
- The terms "DQS" and "CK" found throughout this data sheet are to be interpreted as DQS, DQS# and CK, CK# respectively, unless specifically stated otherwise.





- Complete functionality may be described throughout the document; any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.
- Any specific requirement takes precedence over a general statement.
- Any functionality not specifically stated is considered undefined, illegal, and not supported, and can result in unknown operation.
- Row addressing is denoted as A[*n*:0]. *For example,* 1Gb: *n* = 12 (x16); 1Gb: *n* = 13 (x4, x8); 2Gb: *n* = 13 (x16) and 2Gb: *n* = 14 (x4, x8); 4Gb: *n* = 14 (x16); and 4Gb: *n* = 15 (x4, x8).
- Dynamic ODT has a special use case: when DDR3 devices are architected for use in a single rank memory array, the ODT ball can be wired HIGH rather than routed. Refer to the Dynamic ODT Special Use Case section.
- A x16 device's DQ bus is comprised of two bytes. If only one of the bytes needs to be used, use the lower byte for data transfers and terminate the upper byte as noted:
  - Connect UDQS to ground via  $1k\Omega^*$  resistor.
  - Connect UDQS# to  $V_{DD}$  via  $1k\Omega^*$  resistor.
  - Connect UDM to  $V_{DD}$  via  $1k\Omega^*$  resistor.
  - Connect DQ[15:8] individually to either  $V_{SS}$ ,  $V_{DD}$ , or  $V_{REF}$  via  $1k\Omega$  resistors,\* or float DQ[15:8].

\*If ODT is used,  $1k\Omega$  resistor should be changed to 4x that of the selected ODT.



## **Functional Block Diagrams**

DDR3 SDRAM is a high-speed, CMOS dynamic random access memory. It is internally configured as an 8-bank DRAM.

Figure 3: 256 Meg x 4 Functional Block Diagram






Figure 4: 128 Meg x 8 Functional Block Diagram





Figure 5: 64 Meg x 16 Functional Block Diagram





### **Ball Assignments and Descriptions**

Figure 6: 78-Ball FBGA - x4, x8 Ball Assignments (Top View)

	1	2	3	4	5	6	7	8	9
Α	V <sub>ss</sub>	$V_{DD}$	O NC				NF, NF/TDQS	* V <sub>SS</sub>	O V <sub>DD</sub>
В			DQ0				DM, DM/TDQ		
C	V <sub>SS</sub>	V <sub>SSQ</sub> DQ2	DQS				DQ1	DQ3	V <sub>DDQ</sub>
D	V <sub>DDQ</sub>	NF, DQ6	DQS#						V <sub>SSQ</sub>
Е	V <sub>SSQ</sub>						V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SSQ</sub>
F	V <sub>REFDQ</sub>		NF, DQ4				NF, DQ7		V <sub>DDQ</sub>
G	NC ODT	V <sub>SS</sub>	RAS#				CK CK#	V <sub>SS</sub>	NC
Н	ODT	V <sub>DD</sub>	CAS#				CK#	V <sub>DD</sub>	CKE
J	NC O	CS#	WE#				A10/AP	ZQ	NC O
K	V <sub>SS</sub>	BA0	BA2				NC	V <sub>REFCA</sub>	V <sub>SS</sub>
L	V <sub>DD</sub>	A3	A0				A12/BC#	BA1	V <sub>DD</sub>
M	V <sub>SS</sub>	A5	A2				A1	A4	V <sub>SS</sub>
N	V <sub>DD</sub>	A7	A9				A11	A6	V <sub>DD</sub>
	V <sub>SS</sub>	RESET#	A13				NC	A8	V <sub>SS</sub>

Notes: 1. Ball descriptions listed in Table 3 (page 18) are listed as x4, x8 if unique; otherwise, x4 and x8 are the same.

A comma separates the configuration; a slash defines a selectable function.
 Example: D7 = NF, NF/TDQS#. NF applies to the x4 configuration only. NF/TDQS# applies to the x8 configuration only—selectable between NF or TDQS# via MRS (symbols are defined in Table 3).



Figure 7: 96-Ball FBGA – x16 Ball Assignments (Top View)

	1	2	3	4	5	6	7	8	9
А	V <sub>DDQ</sub>	DQ13	DQ15				DQ12	$\bigvee_{V_{DDQ}}$	○ V <sub>SS</sub>
В	V <sub>SSQ</sub>	$\bigvee_{V_{DD}}$	$\bigvee_{V_{SS}}$				UDQS#	DQ14	V <sub>SSQ</sub>
С	V <sub>DDQ</sub>	DQ11	DQ9				UDQS	DQ10	
D	$\bigvee_{V_{SSQ}}$	$\bigvee_{V_{DDQ}}$	UDM				DQ8	$\bigvee_{V_{SSQ}}$	V <sub>DDQ</sub>
E	$\bigvee_{V_{SS}}$	$\bigvee_{V_{SSQ}}$	DQ0				LDM	$\bigvee_{V_{SSQ}}$	V <sub>DDQ</sub>
F	$V_{DDQ}$	DQ2	LDQS				DQ1	DQ3	$\bigvee_{V_{SSQ}}$
G	$\bigvee_{V_{SSQ}}$	DQ6	LDQS#				$\bigvee_{V_{DD}}$	$\bigvee_{V_{SS}}$	V <sub>SSQ</sub>
Н	V <sub>REFDQ</sub>	$\bigvee_{V_{DDQ}}$	DQ4				DQ7	DQ5	V <sub>DDQ</sub>
J	NC NC	$\bigvee_{V_{SS}}$	RAS#				CK	$\bigvee_{V_{SS}}$	NC
K	ODT	$\bigvee_{V_{DD}}$	CAS#				CK#	$\bigvee_{V_{DD}}$	CKE
L	NC (	CS#	WE#				A10/AP	ZQ	NC
M	V <sub>SS</sub>	BA0	BA2				NC	V <sub>REFCA</sub>	V <sub>SS</sub>
N	$\bigvee_{V_DD}$	A3	A0				A12/BC#	BA1	V <sub>DD</sub>
Р	$\bigvee_{V_{SS}}$	A3 A5	A0 A2				A1	A4	$\bigcup_{V_{SS}}$
R	$\bigvee_{V_{SS}}$ $\bigvee_{V_{DD}}$ $\bigvee_{V_{SS}}$ $\bigvee_{V_{SS}}$	A7	A9				A11	A6	V <sub>DD</sub>
Т	V <sub>SS</sub>	RESET#	NC				NC	A8	NC Vss VDD Vss VDD Vss

Notes: 1. Ball descriptions listed in Table 3 (page 18) are listed as x16.

2. A comma separates the configuration; a slash defines a selectable function.



Table 3: 78-Ball FBGA - x4, x8 Ball Descriptions

Symbol	Туре	Description
A[9:0], A10/AP, A11, A12/BC#, A13	Input	Address inputs: Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to V <sub>REFCA</sub> . A12/BC#: when enabled in the mode register (MR), A12 is sampled during READ and WRITE commands to determine whether burst chop (on-the-fly) will be performed (HIGH = BL8 or no burst chop, LOW = BC4 burst chop).
BA[2:0]	Input	<b>Bank address inputs:</b> BA[2:0] define to which bank an ACTIVATE, READ, WRITE, or PRE-CHARGE command is being applied. BA[2:0] define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. BA[2:0] are referenced to $V_{\text{REFCA}}$ .
CK, CK#	Input	<b>Clock:</b> CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data strobe (DQS, DQS#) is referenced to the crossings of CK and CK#.
CKE	Input	<b>Clock enable:</b> CKE enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM. The specific circuitry that is enabled/disabled is dependent upon the DDR3 SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle) or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CK, CK#, CKE, RESET#, and ODT) are disabled during power-down. Input buffers (excluding CKE and RESET#) are disabled during SELF REFRESH. CKE is referenced to V <sub>REFCA</sub> .
CS#	Input	<b>Chip select:</b> CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CS# is considered part of the command code. CS# is referenced to V <sub>REFCA</sub> .
DM	Input	<b>Input data mask:</b> DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with the input data during a write access. Although the DM ball is input-only, the DM loading is designed to match that of the DQ and DQS balls. DM is referenced to V <sub>REFDQ</sub> . DM has an optional use as TDQS on the x8 device.
ODT	Input	<b>On-die termination:</b> ODT enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of the following balls: DQ[7:0], DQS, DQS#, and DM for the x8; DQ[3:0], DQS, DQS#, and DM for the x4. The ODT input is ignored if disabled via the LOAD MODE command. ODT is referenced to $V_{REFCA}$ .
RAS#, CAS#, WE#	Input	<b>Command inputs:</b> RAS#, CAS#, and WE# (along with CS#) define the command being entered and are referenced to V <sub>REFCA</sub> .
RESET#	Input	<b>Reset:</b> RESET# is an active LOW CMOS input referenced to $V_{SS}$ . The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH $\geq 0.8 \times V_{DD}$ and DC LOW $\leq 0.2 \times V_{DDQ}$ . RESET# assertion and de-assertion are asynchronous.
DQ[3:0]	I/O	<b>Data input/output:</b> Bidirectional data bus for the x4 configuration. DQ[3:0] are referenced to V <sub>REFDQ</sub> .



#### Table 3: 78-Ball FBGA - x4, x8 Ball Descriptions (Continued)

Symbol	Туре	Description
DQ[7:0]	I/O	<b>Data input/output:</b> Bidirectional data bus for the x8 configuration. DQ[7:0] are referenced to $V_{REFDQ}$ .
DQS, DQS#	I/O	<b>Data strobe:</b> Output with read data. Edge-aligned with read data. Input with write data. Center-aligned to write data.
TDQS, TDQS#	I/O	<b>Termination data strobe:</b> Applies to the x8 configuration only. When TDQS is enabled, DM is disabled, and the TDQS and TDQS# balls provide termination resistance.
$V_{DD}$	Supply	<b>Power supply:</b> 1.35V, 1.283V to 1.45V operational; compatible with 1.5V operation.
$V_{DDQ}$	Supply	<b>DQ power supply:</b> 1.35V, 1.283V to 1.45V operational; compatible with 1.5V operation.
$V_{REFCA}$	Supply	<b>Reference voltage for control, command, and address:</b> V <sub>REFCA</sub> must be maintained at all times (including self refresh) for proper device operation.
$V_{REFDQ}$	Supply	<b>Reference voltage for data:</b> V <sub>REFDQ</sub> must be maintained at all times (including self refresh) for proper device operation.
V <sub>SS</sub>	Supply	Ground.
V <sub>SSQ</sub>	Supply	<b>DQ ground:</b> Isolated on the device for improved noise immunity.
ZQ	Reference	<b>External reference ball for output drive calibration:</b> This ball is tied to an external $240\Omega$ resistor (RZQ), which is tied to $V_{SSQ}$ .
NC	_	<b>No connect:</b> These balls should be left unconnected (the ball has no connection to the DRAM or to other balls).
NF	_	<b>No function:</b> When configured as a x4 device, these balls are NF. When configured as a x8 device, these balls are defined as TDQS#, DQ[7:4].



Table 4: 96-Ball FBGA - x16 Ball Descriptions

Symbol	Туре	Description
A[9:0], A10/AP, A11, A12/BC#	Input	<b>Address inputs:</b> Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRE-CHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to $V_{REFCA}$ . A12/BC#: when enabled in the mode register (MR), A12 is sampled during READ and WRITE commands to determine whether burst chop (on-the-fly) will be performed (HIGH = BL8 or no burst chop, LOW = BC4).
BA[2:0]	Input	<b>Bank address inputs:</b> BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. BA[2:0] are referenced to V <sub>REFCA</sub> .
CK, CK#	Input	<b>Clock:</b> CK and CK# are differential clock inputs. All control and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data strobe (DQS, DQS#) is referenced to the crossings of CK and CK#.
CKE	Input	<b>Clock enable:</b> CKE enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM. The specific circuitry that is enabled/disabled is dependent upon the DDR3 SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle) or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CK, CK#, CKE, RESET#, and ODT) are disabled during power-down. Input buffers (excluding CKE and RESET#) are disabled during SELF REFRESH. CKE is referenced to V <sub>REFCA</sub> .
CS#	Input	<b>Chip select:</b> CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CS# is considered part of the command code. CS# is referenced to V <sub>REFCA</sub> .
LDM	Input	<b>Input data mask:</b> LDM is a lower byte, input mask signal for write data. Lower-byte input data is masked when LDM is sampled HIGH along with the input data during a write access. Although the LDM ball is input-only, the LDM loading is designed to match that of the DQ and DQS balls. LDM is referenced to V <sub>REFDQ</sub> .
ODT	Input	<b>On-die termination:</b> ODT enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of the following balls: DQ[15:0], LDQS, LDQS#, UDQS, UDQS#, LDM, and UDM for the x16; DQ0[7:0], DQS, DQS#, DM/TDQS, and NF/TDQS# (when TDQS is enabled) for the x8; DQ[3:0], DQS, DQS#, and DM for the x4. The ODT input is ignored if disabled via the LOAD MODE command. ODT is referenced to V <sub>REFCA</sub> .
RAS#, CAS#, WE#	Input	<b>Command inputs:</b> RAS#, CAS#, and WE# (along with CS#) define the command being entered and are referenced to $V_{REFCA}$ .
RESET#	Input	<b>Reset:</b> RESET# is an active LOW CMOS input referenced to $V_{SS}$ . The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH $\geq 0.8 \times V_{DD}$ and DC LOW $\leq 0.2 \times V_{DDQ}$ . RESET# assertion and de-assertion are asynchronous.




#### Table 4: 96-Ball FBGA - x16 Ball Descriptions (Continued)


Symbol	Туре	Description
UDM	Input	<b>Input data mask:</b> UDM is an upper-byte, input mask signal for write data. Upper-byte input data is masked when UDM is sampled HIGH along with that input data during a WRITE access. Although the UDM ball is input-only, the UDM loading is designed to match that of the DQ and DQS balls. UDM is referenced to $V_{REFDQ}$ .
DQ[7:0]	I/O	<b>Data input/output:</b> Lower byte of bidirectional data bus for the x16 configuration. DQ[7:0] are referenced to $V_{REFDQ}$ .
DQ[15:8]	I/O	<b>Data input/output:</b> Upper byte of bidirectional data bus for the x16 configuration. DQ[15:8] are referenced to $V_{REFDQ}$ .
LDQS, LDQS#	I/O	<b>Lower byte data strobe:</b> Output with read data. Edge-aligned with read data. Input with write data. Center-aligned to write data.
UDQS, UDQS#	I/O	<b>Upper byte data strobe:</b> Output with read data. Edge-aligned with read data. Input with write data. DQS is center-aligned to write data.
V <sub>DD</sub>	Supply	Power supply: 1.35V, 1.283V to 1.45V.
$V_{DDQ}$	Supply	<b>DQ power supply:</b> 1.35V, 1.283V to 1.45V.
V <sub>REFCA</sub>	Supply	<b>Reference voltage for control, command, and address:</b> V <sub>REFCA</sub> must be maintained at all times (including self refresh) for proper device operation.
V <sub>REFDQ</sub>	Supply	<b>Reference voltage for data:</b> V <sub>REFDQ</sub> must be maintained at all times (excluding self refresh) for proper device operation.
V <sub>SS</sub>	Supply	Ground.
V <sub>SSQ</sub>	Supply	DQ ground: Isolated on the device for improved noise immunity.
ZQ	Reference	<b>External reference ball for output drive calibration:</b> This ball is tied to an external $240\Omega$ resistor (RZQ), which is tied to $V_{SSQ}$ .
NC	_	<b>No connect:</b> These balls should be left unconnected (the ball has no connection to the DRAM or to other balls).



## **Package Dimensions**

Figure 8: 78-Ball FBGA - x4, x8 (JP)







Notes: 1. All dimensions are in millimeters.

2. Material composition: Pb-free SAC305 (96.5% Sn, 3% Ag, 0.5% Cu).



Figure 9: 78-Ball FBGA - x4, x8 (DA)







Notes: 1. All dimensions are in millimeters.

2. Material composition: Pb-free SAC302 (96.8% Sn, 3% Ag, 0.2% Cu).



Figure 10: 96-Ball FBGA - x16 (JT)







Notes: 1. All dimensions are in millimeters.

2. Material composition: Pb-free SAC305 (96.5% Sn, 3% Ag, 0.5% Cu).



Figure 11: 96-Ball FBGA - x16 (TW)





Notes: 1. All dimensions are in millimeters.

2. Material composition: Pb-free SAC302 (96.8% Sn, 3% Ag, 0.2% Cu).



## **Electrical Specifications**

#### **Absolute Ratings**

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

**Table 5: Absolute Maximum Ratings** 

Symbol	Parameter	Min	Мах	Unit	Notes
V <sub>DD</sub>	V <sub>DD</sub> supply voltage relative to V <sub>SS</sub>	-0.4	1.975	V	1
V <sub>DDQ</sub>	V <sub>DD</sub> supply voltage relative to V <sub>SSQ</sub>	-0.4	1.975	V	
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on any pin relative to V <sub>SS</sub>	-0.4	1.975	V	
T <sub>C</sub>	Operating case temperature – Commercial	0	95	°C	2, 3
	Operating case temperature – Industrial	-40	95	°C	2, 3
T <sub>STG</sub>	Storage temperature	-55	150	°C	

- Notes: 1.  $V_{DD}$  and  $V_{DDO}$  must be within 300mV of each other at all times, and  $V_{REF}$  must not be greater than  $0.6 \times V_{DDQ}$ . When  $V_{DD}$  and  $V_{DDQ}$  are <500mV,  $V_{REF}$  can be ≤300mV.
  - 2. MAX operating case temperature. T<sub>C</sub> is measured in the center of the package.
  - 3. Device functionality is not guaranteed if the DRAM device exceeds the maximum T<sub>C</sub> during operation.



#### **Input/Output Capacitance**

#### **Table 6: DDR3L Input/Output Capacitance**

Note 1 applies to the entire table:

Note 1 applies to the ent	ire table,												
Capacitance		DDR3	L-800	DDR3	L-1066	DDR3	L-1333	DDR3I	L-1600	DDR3	L-1866		
Parameters	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
CK and CK#	C <sub>CK</sub>	0.8	1.6	0.8	1.6	0.8	1.4	0.8	1.4	0.8	1.3	рF	
ΔC: CK to CK#	C <sub>DCK</sub>	0.0	0.15	0.0	0.15	0.0	0.15	0.0	0.15	0.0	0.15	рF	
Single-end I/O: DQ, DM	C <sub>IO</sub>	1.4	2.5	1.4	2.5	1.4	2.3	1.4	2.2	1.4	2.1	pF	2
Differential I/O: DQS, DQS#, TDQS, TDQS#	C <sub>IO</sub>	1.4	2.5	1.4	2.5	1.4	2.3	1.4	2.2	1.4	2.1	pF	3
ΔC: DQS to DQS#, TDQS, TDQS#	C <sub>DDQS</sub>	0.0	0.2	0.0	0.2	0.0	0.15	0.0	0.15	0.0	0.15	pF	3
ΔC: DQ to DQS	C <sub>DIO</sub>	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	рF	4
Inputs (CTRL, CMD, ADDR)	C <sub>I</sub>	0.75	1.3	0.75	1.3	0.75	1.3	0.75	1.2	0.75	1.2	pF	5
ΔC: CTRL to CK	C <sub>DI_CTRL</sub>	-0.5	0.3	-0.5	0.3	-0.4	0.2	-0.4	0.2	-0.4	0.2	рF	6
ΔC: CMD_ADDR to CK	C <sub>DI_CMD_</sub> ADDR	-0.5	0.5	-0.5	0.5	-0.4	0.4	-0.4	0.4	-0.4	0.4	pF	7
ZQ pin capacitance	C <sub>ZQ</sub>	_	3.0	_	3.0	_	3.0	_	3.0	_	3.0	рF	
Reset pin capacitance	C <sub>RE</sub>	_	3.0	-	3.0	_	3.0	_	3.0	_	3.0	pF	

Notes:

- 1.  $V_{DD} = 1.35V$  (1.283–1.45V),  $V_{DDQ} = V_{DD}$ ,  $V_{REF} = V_{SS}$ , f = 100 MHz,  $T_{C} = 25$ °C.  $V_{OUT(DC)} = 0.5$  $\times$  V<sub>DDO</sub>, V<sub>OUT</sub> = 0.1V (peak-to-peak).
- 2. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.
- 3. Includes TDQS, TDQS#. C<sub>DDQS</sub> is for DQS vs. DQS# and TDQS vs. TDQS# separately.
- 4.  $C_{DIO} = C_{IO(DQ)} 0.5 \times (C_{IO(DQS)} + C_{IO(DQS\#)})$ .
- 5. Excludes CK, CK#; CTRL = ODT, CS#, and CKE; CMD = RAS#, CAS#, and WE#; ADDR = A[n:0], BA[2:0].
- 6.  $C_{DI\_CTRL} = C_{I(CTRL)} 0.5 \times (C_{CK(CK)} + C_{CK(CK\#)}).$
- 7.  $C_{DI\_CMD\_ADDR} = C_{I(CMD\_ADDR)} 0.5 \times (C_{CK(CK)} + C_{CK(CK\#)})$ .




#### **Thermal Characteristics**

**Table 7: Thermal Characteristics** 

Parameter/Condition		Value	Units	Symbol	Notes
Operating case temperature –		0 to +85	°C	T <sub>C</sub>	1, 2, 3
Commercial		0 to +95	°C	T <sub>C</sub>	1, 2, 3, 4
Operating case temperature –		-40 to +85	°C	T <sub>C</sub>	1, 2, 3
Industrial		-40 to +95	°C	T <sub>C</sub>	1, 2, 3, 4
Operating case temperature –		-40 to +85	°C	T <sub>C</sub>	1, 2, 3
Automotive		-40 to +105	°C	T <sub>C</sub>	1, 2, 3, 4
Junction-to-case (TOP) – G Rev.	78-ball "JP"	6.4	°C/W	ΘJC	5
	96-ball "JT"	5.7			
Junction-to-case (TOP) – J Rev.	78-ball "DA"	10.1	°C/W	ΘJC	5
	96-ball "TW"	9.4			

- Notes: 1. MAX operating case temperature. T<sub>C</sub> is measured in the center of the package.
  - 2. A thermal solution must be designed to ensure the DRAM device does not exceed the maximum T<sub>C</sub> during operation.
  - 3. Device functionality is not guaranteed if the DRAM device exceeds the maximum T<sub>C</sub> during operation.
  - 4. If T<sub>C</sub> exceeds 85°C, the DRAM must be refreshed externally at 2x refresh, which is a 3.9μs interval refresh rate. The use of SRT or ASR must be enabled.
  - 5. The thermal resistance data is based off of a number of samples from multiple lots and should be viewed as a typical number.

**Figure 12: Thermal Measurement Point** 



## 1Gb: x4, x8, x16 DDR3L SDRAM Electrical Specifications – $I_{DD}$ Specifications and Conditions

### **Electrical Specifications – IDD Specifications and Conditions**

Within the following  $I_{DD}$  measurement tables, the following definitions and conditions are used, unless stated otherwise:

- LOW:  $V_{IN} \le V_{IL(AC)max}$ ; HIGH:  $V_{IN} \ge V_{IH(AC)min}$ .
- Midlevel: Inputs are  $V_{REF} = V_{DD}/2$ .
- $R_{ON}$  set to RZQ/7 (34 $\Omega$ ).
- $R_{TT,nom}$  set to RZQ/6 (40 $\Omega$ ).
- $R_{TT(WR)}$  set to RZQ/2 (120 $\Omega$ ).
- Q<sub>OFF</sub> is enabled in MR1.
- ODT is enabled in MR1 (R<sub>TT.nom</sub>) and MR2 (R<sub>TT(WR)</sub>).
- TDQS is disabled in MR1.
- External DQ/DQS/DM load resistor is  $25\Omega$  to  $V_{DDO}/2$ .
- · Burst lengths are BL8 fixed.
- AL equals 0 (except in I<sub>DD7</sub>).
- I<sub>DD</sub> specifications are tested after the device is properly initialized.
- Input slew rate is specified by AC parametric test conditions.
- ASR is disabled.
- Read burst type uses nibble sequential (MR0[3] = 0).
- Loop patterns must be executed at least once before current measurements begin.

Table 8: DDR3L Timing Parameters Used for IDD Measurements - Clock Units

		DDR3	L-800	DDR3	L-1066	DDR:	3L-1333	DDR3	L-1600	DDR3L-1866			
I <sub>DD</sub>		-25E	-25	-187E	-187	-15E	-15	-125E	-125	-107			
Parame	eter	5-5-5	6-6-6	7-7-7	8-8-8	9-9-9	10-10-10	10-10-10 11-11-11		10-10-10 11-11-11 13-13-13		13-13-13	Unit
tCK (MI	N) I <sub>DD</sub>	2	.5	1.8	375		1.5	1.25		1.07	ns		
CL I <sub>DD</sub>		5	6	7	8	9	10	10	11	13	CK		
tRCD (N	IIN) I <sub>DD</sub>	5	6	7	8	9	10	10	11	13	CK		
tRC (MII	N) I <sub>DD</sub>	20	21	27	28	33	34	38	39	45	CK		
<sup>t</sup> RAS (M	IIN) I <sub>DD</sub>	15	15	20	20	24	24	28	28	32	CK		
<sup>t</sup> RP (MII	N)	5	6	7	8	9	10	10	11	13	CK		
<sup>t</sup> FAW	x4, x8	16	16	20	20	20	20	24	24	26	CK		
	x16	20	20	27	27	30	30	32	32	33	CK		
<sup>t</sup> RRD	x4, x8	4	4	4	4	4	4	5	5	5	CK		
I <sub>DD</sub>	x16	4	4	6	6	5	5	6	6	6	CK		
<sup>t</sup> RFC	1Gb	44	44	59	59	74	74	88	88	103	CK		
	2Gb	64	64	86	86	107	107	128	128	150	CK		
	4Gb	104	104	139	139	174	174	208 208		243	CK		
	8Gb	140	140	187	187	234	234	280	280	328	CK		

#### Table 9: DDR3L I<sub>DD0</sub> Measurement Loop

CK, CK#	CKE	Sub- Loop	Cycle Number	Command	#SO	RAS#	CAS#	WE#	ООТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data
			0	ACT	0	0	1	1	0	0	0	0	0	0	0	-
			1	D	1	0	0	0	0	0	0	0	0	0	0	_
			2	D	1	0	0	0	0	0	0	0	0	0	0	_
			3	D#	1	1	1	1	0	0	0	0	0	0	0	_
			4	D#	1	1	1	1	0	0	0	0	0	0	0	_
					Rep	eat cy	cles 1	throu	gh 4 ι	until <i>n</i>	RAS -	1; tru	ncate	if nee	ded	
			<i>n</i> RAS	PRE	0	0	1	0	0	0	0	0	0	0	0	_
		0			Rep	eat cy	cles 1	throu	ıgh 4	until <i>i</i>	nRC -	1; trur	ncate	if nee	ded	
		0	nRC	ACT	0	0	1	1	0	0	0	0	0	F	0	_
			<i>n</i> RC + 1	D	1	0	0	0	0	0	0	0	0	F	0	_
ng	HDI		<i>n</i> RC + 2	D	1	0	0	0	0	0	0	0	0	F	0	_
Toggling	): H		<i>n</i> RC + 3	D#	1	1	1	1	0	0	0	0	0	F	0	_
To	Static HIGH		<i>n</i> RC + 4	D#	1	1	1	1	0	0	0	0	0	F	0	_
	•			Repeat cy	cles n	RC +	1 thro	ugh <i>n</i>	RC + 4	4 unti	nRC -	1 + n	RAS -	1; trur	ncate	if needed
			nRC + nRAS	PRE	0	0	1	0	0	0	0	0	0	F	0	_
				Repe	at cycl	les nR	C + 1 1	throug	gh <i>n</i> R0	C + 4 ı	until 2	× RC	- 1; tr	uncat	e if ne	eded
		1	2 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ι	ıse BA	[2:0]	= 1			
		2	4 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ι	ıse BA	[2:0]	= 2			
		3	6 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ι	ıse BA	[2:0]	= 3			
		4	8 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ι	ıse BA	[2:0]	= 4			
		5	10 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ι	ıse BA	[2:0]	= 5			
		6	12 × <i>n</i> RC		Repeat sub-loop 0, use BA[2:0] = 6											
		7	14 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ι	ıse BA	[2:0]	= 7			

- Notes: 1. DQ, DQS, DQS# are midlevel.
  - 2. DM is LOW.
  - 3. Only selected bank (single) active.

#### Table 10: DDR3L I<sub>DD1</sub> Measurement Loop

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	#SO	RAS#	CAS#	WE#	ОБТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data <sup>2</sup>
			0	ACT	0	0	1	1	0	0	0	0	0	0	0	_
			1	D	1	0	0	0	0	0	0	0	0	0	0	_
			2	D	1	0	0	0	0	0	0	0	0	0	0	_
			3	D#	1	1	1	1	0	0	0	0	0	0	0	_
			4	D#	1	1	1	1	0	0	0	0	0	0	0	_
					Rep	eat cy	cles 1	throu	gh 4 ι	until <i>n</i>	RCD -	1; tru	ncate	if nee	eded	
			<i>n</i> RCD	RD	0	1	0	1	0	0	0	0	0	0	0	00000000
					Rep	eat cy	cles 1	throu	gh 4 ι	until <i>n</i>	RAS -	1; tru	ncate	if nee	eded	
			nRAS	PRE	0	0	1	0	0	0	0	0	0	0	0	_
		0			Rep	eat cy	cles 1	throu	ıgh 4	until	nRC -	1; trur	ncate	if nee	ded	
		U	nRC	ACT	0	0	1	1	0	0	0	0	0	F	0	_
			<i>n</i> RC + 1	D	1	0	0	0	0	0	0	0	0	F	0	_
ng	Static HIGH	H H	nRC + 2	D	1	0	0	0	0	0	0	0	0	F	0	_
Toggling	ic H		<i>n</i> RC + 3	D#	1	1	1	1	0	0	0	0	0	F	0	_
Tog	stat		nRC + 4	D#	1	1	1	1	0	0	0	0	0	F	0	_
	0,			Repeat	cycles	nRC +	1 thr	ough	nRC +	4 unt	il <i>n</i> RC	+ <i>n</i> R	CD - 1	; trun	cate if	needed
			nRC + nRCD	RD	0	1	0	1	0	0	0	0	0	F	0	00110011
				Repeat	cycles	nRC +	1 thr	ough	nRC +	4 un	il <i>n</i> RC	+ <i>n</i> R	AS - 1	; trun	cate if	needed
			nRC + nRAS	PRE	0	0	1	0	0	0	0	0	0	F	0	_
				Repe	at cycl	e <i>n</i> RC	+ 1 tł	roug	h <i>n</i> RC	+ 4 u	ntil 2	× nRC	- 1; tr	uncat	e if ne	eeded
		1	2 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ı	use BA	\[2:0]	= 1			
		2	4 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ı	use BA	\[2:0]	= 2			
		3	6 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ı	use BA	\[2:0]	= 3			
		4	8 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ı	use BA	\[2:0]	= 4			
		5	10 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ı	use BA	\[2:0]	= 5			
		6	12 × <i>n</i> RC		Repeat sub-loop 0, use BA[2:0] = 6											
		7	14 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 7			

- Notes: 1. DQ, DQS, DQS# are midlevel unless driven as required by the RD command.

  - 3. Burst sequence is driven on each DQ signal by the RD command.
  - 4. Only selected bank (single) active.

Table 11: DDR3L I<sub>DD</sub> Measurement Conditions for Power-Down Currents

Name	I <sub>DD2P0</sub> Precharge Power-Down Current (Slow Exit) <sup>1</sup>	I <sub>DD2P1</sub> Precharge Power-Down Current (Fast Exit) <sup>1</sup>	I <sub>DD2Q</sub> Precharge Quiet Standby Current	I <sub>DD3P</sub> Active Power-Down Current
Timing pattern	N/A	N/A	N/A	N/A
CKE	LOW	LOW	HIGH	LOW
External clock	Toggling	Toggling	Toggling	Toggling
<sup>t</sup> CK	<sup>t</sup> CK (MIN) I <sub>DD</sub>	<sup>t</sup> CK (MIN) I <sub>DD</sub>	<sup>t</sup> CK (MIN) I <sub>DD</sub>	<sup>t</sup> CK (MIN) I <sub>DD</sub>
<sup>t</sup> RC	N/A	N/A	N/A	N/A
<sup>t</sup> RAS	N/A	N/A	N/A	N/A
<sup>t</sup> RCD	N/A	N/A	N/A	N/A
<sup>t</sup> RRD	N/A	N/A	N/A	N/A
<sup>t</sup> RC	N/A	N/A	N/A	N/A
CL	N/A	N/A	N/A	N/A
AL	N/A	N/A	N/A	N/A
CS#	HIGH	HIGH	HIGH	HIGH
Command inputs	LOW	LOW	LOW	LOW
Row/column addr	LOW	LOW	LOW	LOW
Bank addresses	LOW	LOW	LOW	LOW
DM	LOW	LOW	LOW	LOW
Data I/O	Midlevel	Midlevel	Midlevel	Midlevel
Output buffer DQ, DQS	Enabled	Enabled	Enabled	Enabled
ODT <sup>2</sup>	Enabled, off	Enabled, off	Enabled, off	Enabled, off
Burst length	8	8	8	8
Active banks	None	None	None	All
Idle banks	All	All	All	None
Special notes	N/A	N/A	N/A	N/A

- Notes: 1. MR0[12] defines DLL on/off behavior during precharge power-down only; DLL on (fast exit, MR0[12] = 1) and DLL off (slow exit, MR0[12] = 0).
  - 2. "Enabled, off" means the MR bits are enabled, but the signal is LOW.

Table 12: DDR3L I<sub>DD2N</sub> and I<sub>DD3N</sub> Measurement Loop

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	#SO	RAS#	CAS#	WE#	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data
		0	0	D	1	0	0	0	0	0	0	0	0	0	0	_
			1	D	1	0	0	0	0	0	0	0	0	0	0	_
			2	D#	1	1	1	1	0	0	0	0	0	F	0	_
			3	D#	1	1	1	1	0	0	0	0	0	F	0	_
bu	HIGH	1	4–7	Repeat sub-loop 0, use BA[2:0] = 1												
Toggling	H .:	2	8–11		Repeat sub-loop 0, use BA[2:0] = 2											
0	Static	3	12–15				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 3			
	0,	4	16–19				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 4			
		5	20–23				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 5			
		6	24–27				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 6			
		7	28–31				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 7			

- Notes: 1. DQ, DQS, DQS# are midlevel.
  - 2. DM is LOW.
  - 3. All banks closed during  $I_{DD2N}$ ; all banks open during  $I_{DD3N}$ .

Table 13: DDR3L I<sub>DD2NT</sub> Measurement Loop

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	#SO	RAS#	CAS#	WE#	TGO	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data
			0	D	1	0	0	0	0	0	0	0	0	0	0	_
		0	1	D	1	0	0	0	0	0	0	0	0	0	0	_
		U	2	D#	1	1	1	1	0	0	0	0	0	F	0	_
			3	D#	1	1	1	1	0	0	0	0	0	F	0	_
bu	HIGH	1	4–7	Repeat sub-loop 0, use BA[2:0] = 1; ODT = 0												
Toggling	.: E	2	8–11	Repeat sub-loop 0, use BA[2:0] = 2; ODT = 1												
P	Static	3	12–15			R	epeat	sub-lo	ор 0,	use B	A[2:0]	= 3; (	DDT =	1		
	0,	4	16–19			R	epeat	sub-lo	ор 0,	use B	A[2:0]	= 4; (	DDT =	0		
		5	20–23			Re	epeat	sub-lo	ор 0,	use B	A[2:0]	= 5; (	DDT =	0		
		6	24–27			Re	epeat	sub-lo	ор 0,	use B	A[2:0]	= 6; (	DDT =	1		
		7	28–31			Re	epeat	sub-lo	юр 0,	use B	A[2:0]	= 7; (	DDT =	1		

- Notes: 1. DQ, DQS, DQS# are midlevel.
  - 2. DM is LOW.
  - 3. All banks closed.

#### **Table 14: DDR3L I**<sub>DD4R</sub> **Measurement Loop**

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	#SO	RAS#	CAS#	WE#	ООТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data³
		0	0	RD	0	1	0	1	0	0	0	0	0	0	0	00000000
			1	D	1	0	0	0	0	0	0	0	0	0	0	_
			2	D#	1	1	1	1	0	0	0	0	0	0	0	_
	HBIH		3	D#	1	1	1	1	0	0	0	0	0	0	0	-
			4	RD	0	1	0	1	0	0	0	0	0	F	0	00110011
			5	D	1	0	0	0	0	0	0	0	0	F	0	_
ng			6	D#	1	1	1	1	0	0	0	0	0	F	0	_
Toggling	H :		7	D#	1	1	1	1	0	0	0	0	0	F	0	-
ļ Č	Static	1	8–15				Re	peat s	ub-lo	op 0, ı	use BA	[2:0]	= 1			
	0,	2	16–23				Re	peat s	ub-lo	op 0, ı	use BA	[2:0]	= 2			
		3	24–31				Re	peat s	ub-lo	op 0, ı	use BA	[2:0]	= 3			
		4	32–39				Re	peat s	ub-lo	op 0, ı	use BA	[2:0]	= 4			
		5	40–47				Re	peat s	ub-lo	op 0, ı	use BA	[2:0]	= 5			
		6	48–55				Re	peat s	ub-lo	op 0, ı	use BA	[2:0]	= 6			
		7	56–63				Re	peat s	ub-lo	op 0, ı	use BA	[2:0]	= 7			

- Notes: 1. DQ, DQS, DQS# are midlevel when not driving in burst sequence.
  - 2. DM is LOW.
  - 3. Burst sequence is driven on each DQ signal by the RD command.
  - 4. All banks open.

#### Table 15: DDR3L I<sub>DD4W</sub> Measurement Loop

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	#SO	RAS#	CAS#	WE#	ООТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data³
		0	0	WR	0	1	0	0	1	0	0	0	0	0	0	00000000
			1	D	1	0	0	0	1	0	0	0	0	0	0	_
			2	D#	1	1	1	1	1	0	0	0	0	0	0	_
	НВІН		3	D#	1	1	1	1	1	0	0	0	0	0	0	_
			4	WR	0	1	0	0	1	0	0	0	0	F	0	00110011
			5	D	1	0	0	0	1	0	0	0	0	F	0	_
ng			6	D#	1	1	1	1	1	0	0	0	0	F	0	_
Toggling	H .:		7	D#	1	1	1	1	1	0	0	0	0	F	0	_
ļ Č	Static	1	8–15	Repeat sub-loop 0, use BA[2:0] = 1												
	0,	2	16–23				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 2			
		3	24–31				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 3			
		4	32–39				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 4			
		5	40–47				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 5			
		6	48–55				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 6			
		7	56–63				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 7			

- Notes: 1. DQ, DQS, DQS# are midlevel when not driving in burst sequence.
  - 2. DM is LOW.
  - 3. Burst sequence is driven on each DQ signal by the WR command.
  - 4. All banks open.

#### **Table 16: DDR3L I**<sub>DD5B</sub> **Measurement Loop**

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	#SO	RAS#	CAS#	WE#	ООТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data				
		0	0	REF	0	0	0	1	0	0	0	0	0	0	0	_				
		1a	1	D	1	0	0	0	0	0	0	0	0	0	0	_				
			2	D	1	0	0	0	0	0	0	0	0	0	0	_				
	HIGH		3	D#	1	1	1	1	0	0	0	0	0	F	0	_				
			4	D#	1	1	1	1	0	0	0	0	0	F	0	_				
ng		1b	5–8	Repeat sub-loop 1a, use BA[2:0] = 1																
Toggling	H :	1c	9–12	Repeat sub-loop 1a, use BA[2:0] = 2																
P	Static	1d	13–16				Rep	eat su	ıb-loc	р 1а,	use B	4[2:0]	= 3							
	"	1e	17–20				Rep	eat su	ıb-loc	р 1а,	use B	4[2:0]	= 4							
		1f	21–24				Rep	eat su	ıb-loc	р 1а,	use B	4[2:0]	= 5							
		1g	25–28				Rep	eat su	ıb-loc	р 1а,	use B	4[2:0]	= 6							
		1h	29–32				Rep	eat su	ıb-loc	р 1а,	use B	٩[2:0]	= 7							
		2	33– <i>n</i> RFC - 1	F	Repeat	t sub-l	oop 1	a thro	ugh 1	h unt	il <i>n</i> RF	C - 1;	trunca	ate if r	neede	eded				

Notes: 1. DQ, DQS, DQS# are midlevel.

2. DM is LOW.

#### Table 17: DDR3L $I_{DD}$ Measurement Conditions for $I_{DD6}$ , $I_{DD6ET}$ , and $I_{DD8}$

I <sub>DD</sub> Test	I <sub>DD6</sub> : Self Refresh Current Normal Temperature Range T <sub>C</sub> = 0°C to +85°C	I <sub>DD6ET</sub> : Self Refresh Current Extended Temperature Range T <sub>C</sub> = 0°C to +95°C	I <sub>DD8</sub> : Reset <sup>2</sup>
CKE	LOW	LOW	Midlevel
External clock	Off, CK and CK# = LOW	Off, CK and CK# = LOW	Midlevel
<sup>t</sup> CK	N/A	N/A	N/A
<sup>t</sup> RC	N/A	N/A	N/A
<sup>t</sup> RAS	N/A	N/A	N/A
<sup>t</sup> RCD	N/A	N/A	N/A
<sup>t</sup> RRD	N/A	N/A	N/A
<sup>t</sup> RC	N/A	N/A	N/A
CL	N/A	N/A	N/A
AL	N/A	N/A	N/A
CS#	Midlevel	Midlevel	Midlevel
Command inputs	Midlevel	Midlevel	Midlevel
Row/column addresses	Midlevel	Midlevel	Midlevel
Bank addresses	Midlevel	Midlevel	Midlevel
Data I/O	Midlevel	Midlevel	Midlevel
Output buffer DQ, DQS	Enabled	Enabled	Midlevel
ODT <sup>1</sup>	Enabled, midlevel	Enabled, midlevel	Midlevel
Burst length	N/A	N/A	N/A
Active banks	N/A	N/A	None
Idle banks	N/A	N/A	All
SRT	Disabled (normal)	Enabled (extended)	N/A
ASR	Disabled	Disabled	N/A

- Notes: 1. "Enabled, midlevel" means the MR command is enabled, but the signal is midlevel.
  - 2. During a cold boot RESET (initialization), current reading is valid after power is stable and RESET has been LOW for 1ms; During a warm boot RESET (while operating), current reading is valid after RESET has been LOW for 200ns + <sup>t</sup>RFC.

### Table 18: DDR3L I<sub>DD7</sub> Measurement Loop

CK, CK#	CKE	Sub-Loop	Cycle	Command	#SO	RAS#	CAS#	WE#	ОБТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data <sup>3</sup>
			0	ACT	0	0	1	1	0	0	0	0	0	0	0	_
		0	1	RDA	0	1	0	1	0	0	0	1	0	0	0	00000000
		U	2	D	1	0	0	0	0	0	0	0	0	0	0	_
			3					Re	peat	cycle 2	2 unti	l <i>n</i> RRI	D - 1			
			<i>n</i> RRD	ACT	0	0	1	1	0	1	0	0	0	F	0	_
		1	<i>n</i> RRD + 1	RDA	0	1	0	1	0	1	0	1	0	F	0	00110011
		'	<i>n</i> RRD + 2	D	1	0	0	0	0	1	0	0	0	F	0	_
			<i>n</i> RRD + 3				Re	peat o	ycle <i>r</i>	RRD	+ 2 ur	ntil 2 :	≺ nRR	D - 1		
		2	2 × nRRD					Repe	at sub	-loop	0, us	e BA[2	2:0] =	2		
		3	3 × nRRD					Repe	at sub	-loop	1, us	e BA[2	2:0] =	3		
		4	4 × nRRD	D	1	0	0	0	0	3	0	0	0	F	0	_
		4	4 × <i>n</i> RRD + 1			R	epea	cycle	$4 \times r$	RRD	until <i>r</i>	rFAW	- 1, if	need	led	
		5	nFAW	nFAW Repeat sub-loop 0, use BA[2:0] = 4												
		6	nFAW + nRRD Repeat sub-loop 1, use BA[2:0] = 5													
ng	IGH	7	nFAW + 2 × nRRD					Repe	at sub	-loop	0, us	e BA[2	2:0] =	6		
Toggling	Static HIGH	8	$nFAW + 3 \times nRRD$					Repe	at sub	-loop	1, us	e BA[2	2:0] =	7		
P	Stat	9	$nFAW + 4 \times nRRD$	D	1	0	0	0	0	7	0	0	0	F	0	_
		9	<i>n</i> FAW + 4 × <i>n</i> RRD + 1		R	epeat	cycle	nFAV	V + 4 :	× nRR	D unt	il 2 ×	nFAW	/ - 1, i	f need	ded
			2 × nFAW	ACT	0	0	1	1	0	0	0	0	0	F	0	_
		10	2 × nFAW + 1	RDA	0	1	0	1	0	0	0	1	0	F	0	00110011
		10	2 × nFAW + 2	D	1	0	0	0	0	0	0	0	0	F	0	_
			2 × nFAW + 3			Rep	eat cy	/cle 2	× nFA	W + 2	2 unti	l 2 × <i>r</i>	FAW	+ <i>n</i> RF	RD - 1	
			2 × nFAW + nRRD	ACT	0	0	1	1	0	1	0	0	0	0	0	_
		11	2 × <i>n</i> FAW + <i>n</i> RRD + 1	RDA	0	1	0	1	0	1	0	1	0	0	0	00000000
		''	2 × <i>n</i> FAW + <i>n</i> RRD + 2	D	1	0	0	0	0	1	0	0	0	0	0	_
			2 × <i>n</i> FAW + <i>n</i> RRD + 3		Rep	eat cy	cle 2	× nFA	W + r	RRD	+ 2 ur	ntil 2 :	≺ nFA	W + 2	× nRl	RD - 1
		12	$2 \times nFAW + 2 \times nRRD$					Repea	t sub	-loop	10, us	e BA[	2:0] =	: 2		
		13	$2 \times nFAW + 3 \times nRRD$					Repea	t sub	-loop	11, us	e BA[	2:0] =	3		
		14	2 × nFAW + 4 × nRRD D 1 0 0 0 0 3 0 0 0 0 -						_							
		14	$2 \times nFAW + 4 \times nRRD + 1$	RRD + 1 Repeat cycle $2 \times nFAW + 4 \times nRRD$ until $3 \times nFAW - 1$ , if needed												
		15	3 × nFAW				-	Repea	t sub	-loop	10, us	e BA[	2:0] =	: 4		

### **Table 18: DDR3L IDD7 Measurement Loop (Continued)**

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	#SD	RAS#	CAS#	WE#	ОБТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data³
		16	3 × nFAW + nRRD	Repeat sub-loop 11, use BA[2:0] = 5												
ng	H <sub>D</sub>	17	$3 \times nFAW + 2 \times nRRD$					Repea	t sub	-loop	10, us	e BA[	2:0] =	6		
Toggling	H .:	18	$3 \times nFAW + 3 \times nRRD$				ļ	Repea	t sub	-loop	11, us	e BA[	2:0] =	: 7		
P	Stati	19	$3 \times nFAW + 4 \times nRRD$	RD D 1 0 0 0 0 7 0 0 0 0				_								
	0,	19	$3 \times nFAW + 4 \times nRRD + 1$	Repeat cycle $3 \times nFAW + 4 \times nRRD$ until $4 \times nFAW - 1$ , if needed												

- Notes: 1. DQ, DQS, DQS# are midlevel unless driven as required by the RD command.
  - 2. DM is LOW.
  - 3. Burst sequence is driven on each DQ signal by the RD command.
  - 4. AL = CL-1.



# **Electrical Characteristics – IDD Specifications**

Table 19: I<sub>DD</sub> Maximum Limits - Rev. G

Speed	l Bin		DDR3L	DDR3L	DDR3L		
Parameter	Symbol	Width	-1066	-1333	-1600	Units	Notes
Operating current 0: One	I <sub>DD0</sub>	x4, x8	65	70	75	mA	1, 2
bank ACTIVATE-to-PRE- CHARGE		x16	80	85	90	mA	1, 2
Operating current 1: One	I <sub>DD1</sub>	x4, x8	80	85	90	mA	1, 2
bank ACTIVATE-to-READ-to- PRECHARGE		x16	110	115	120	mA	1, 2
Precharge power-down cur- rent;Slow exit	I <sub>DD2P0</sub> (slow)	All	12	12	12	mA	1, 2
Precharge power-down cur- rent;Fast exit	I <sub>DD2P1</sub> (fast)	All	25	30	35	mA	1, 2
Precharge quiet standby current	I <sub>DD2Q</sub>	All	40	45	45	mA	1, 2
Precharge standby current	I <sub>DD2N</sub>	All	40	45	45	mA	1, 2
Precharge standby ODT cur-	I <sub>DD2NT</sub>	x4, x8	50	50	55	mA	1, 2
rent		x16	60	65	70	mA	1, 2
Active power-down curreent	I <sub>DD3P</sub>	All	30	35	35	mA	1, 2
Active standby current	I <sub>DD3N</sub>	x4, x8	40	45	45	mA	1, 2
		x16	50	50	50	mA	1, 2
Burst read operating current	I <sub>DD4R</sub>	x4, x8	110	130	145	mA	1, 2
		x16	150	175	200	mA	1, 2
Burst write operating current	I <sub>DD4W</sub>	x4, x8	115	135	150	mA	1, 2
		x16	165	190	215	mA	1, 2
Burst refresh current	I <sub>DD5B</sub>	All	165	170	175	mA	1, 2
Room temperature self re- fresh	I <sub>DD6</sub>	All	8	8	8	mA	1, 2, 3
Extended temperature self refresh	I <sub>DD6ET</sub>	All	10	10	10	mA	1, 4
All banks interleaved read	I <sub>DD7</sub>	x4, x8	200	245	259	mA	1, 2
current		x16	250	275	310	mA	1, 2
Reset current	I <sub>DD8</sub>	All	I <sub>DD2P0</sub> + 2mA	I <sub>DD2P0</sub> + 2mA	I <sub>DD2P0</sub> + 2mA	mA	1, 2

- Notes: 1.  $T_C = 85$ °C; SRT and ASR are disabled.
  - 2. Enabling ASR could increase  $I_{DD}x$  by up to an additional 2mA.
  - 3. Restricted to  $T_C$  (MAX) = 85°C.
  - 4.  $T_C = 85$ °C; ASR and ODT are disabled; SRT is enabled.
  - 5. The I<sub>DD</sub> values must be derated (increased) on IT-option and AT-option devices when operated outside of the range  $0^{\circ}C \le T_C \le +85^{\circ}C$ :

5a. When  $T_C < 0$ °C:  $I_{DD2P0}$ ,  $I_{DD2P1}$  and  $I_{DD3P}$  must be derated by 4%;  $I_{DD4R}$  and  $I_{DD4W}$  must be derated by 2%; and  $I_{DD6}$  and  $I_{DD7}$  must be derated by 7%.



# 1Gb: x4, x8, x16 DDR3L SDRAM Electrical Characteristics – I<sub>DD</sub> Specifications

5b. When  $T_C > 85^{\circ}C$ :  $I_{DD0}$ ,  $I_{DD1}$ ,  $I_{DD2N}$ ,  $I_{DD2NT}$ ,  $I_{DD2Q}$ ,  $I_{DD3N}$ ,  $I_{DD3P}$ ,  $I_{DD4R}$ ,  $I_{DD4W}$ , and  $I_{DD5B}$  must be derated by 2%;  $I_{DD2Px}$  must be derated by 30%.



Table 20: I<sub>DD</sub> Maximum Limits – Rev. J

Spee	d Bin		DDR3L	DDR3L	DDR3L	DDR3L		
Parameter	Symbol	Width	-1066	-1333	-1600	-1866	Units	Notes
Operating current 0: One	I <sub>DD0</sub>	x4,x8	32	33	34	36	mA	1, 2
bank ACTIVATE-to-PRE- CHARGE		x16	42	44	45	46	mA	1, 2
Operating current 1: One	I <sub>DD1</sub>	x4,x8	41	43	45	47	mA	1, 2
bank ACTIVATE-to-READ- to-PRECHARGE		x16	56	59	61	63	mA	1, 2
Precharge power-down current: Slow exit	I <sub>DD2P0</sub> (slow)	All	12	12	12	12	mA	1, 2
Precharge power-down current: Fast exit	I <sub>DD2P1</sub> (fast)	All	12	12	12	12	mA	1, 2
Precharge quiet standby	I <sub>DD2Q</sub>	All	15	15	15	15	mA	1, 2
Precharge standby current	I <sub>DD2N</sub>	All	17	17	17	17	mA	1, 2
Precharge standby ODT	I <sub>DD2NT</sub>	x4, x8	21	24	25	27	mA	1, 2
current		x16	22	24	26	28	mA	1, 2
Active power-down cur- rent	I <sub>DD3P</sub>	All	14	14	14	14	mA	1, 2
Active standby current	I <sub>DD3N</sub>	x4, x8	21	23	24	26	mA	1, 2
		x16	23	25	26	28	mA	1, 2
Burst read operating cur-	I <sub>DD4R</sub>	x4, x8	60	72	83	95	mA	1, 2
rent		x16	84	102	118	135	mA	1, 2
Burst write operating current	I <sub>DD4W</sub>	x4, x8	66	77	88	99	mA	1, 2
		x16	98	116	132	149	mA	1, 2
Burst refresh current	I <sub>DD5B</sub>	All	155	155	160	165	mA	1, 2
Room temperature self refresh	I <sub>DD6</sub>	All	12	12	12	12	mA	1, 2, 3
Extended temperature self refresh	I <sub>DD6ET</sub>	All	14	14	14	14	mA	1, 4
All banks interleaved read	I <sub>DD7</sub>	x4, x8	117	144	149	162	mA	1, 2
current		x16	152	172	194	219	mA	1, 2
Reset current	I <sub>DD8</sub>	All	I <sub>DD2P0</sub> + 2mA	mA	1, 2			

- Notes: 1.  $T_C = 85$ °C; SRT and ASR are disabled.
  - 2. Enabling ASR could increase  $I_{DD}x$  by up to an additional 2mA.
  - 3. Restricted to  $T_C$  (MAX) = 85°C.
  - 4.  $T_C = 85$ °C; ASR and ODT are disabled; SRT is enabled.
  - 5. The I<sub>DD</sub> values must be derated (increased) on IT-option and AT-option devices when operated outside of the range  $0^{\circ}$ C  $\leq$  T<sub>C</sub>  $\leq$  +85°C:

5a. When  $T_C < 0$ °C:  $I_{DD2P0}$ ,  $I_{DD2P1}$  and  $I_{DD3P}$  must be derated by 4%;  $I_{DD4R}$  and  $I_{DD4W}$  must be derated by 2%; and  $I_{DD6}$  and  $I_{DD7}$  must be derated by 7%.



# 1Gb: x4, x8, x16 DDR3L SDRAM Electrical Characteristics – I<sub>DD</sub> Specifications

5b. When  $T_C > 85^{\circ}C$ :  $I_{DD0}$ ,  $I_{DD1}$ ,  $I_{DD2N}$ ,  $I_{DD2NT}$ ,  $I_{DD2Q}$ ,  $I_{DD3N}$ ,  $I_{DD3P}$ ,  $I_{DD4R}$ ,  $I_{DD4W}$ , and  $I_{DD5B}$  must be derated by 2%;  $I_{DD2Px}$  must be derated by 30%.



# **Electrical Specifications – DC and AC**

### **DC Operating Conditions**

#### Table 21: DDR3L 1.35V DC Electrical Characteristics and Operating Conditions

All voltages are referenced to V<sub>SS</sub>

Parameter/Condition	Symbol	Min	Nom	Max	Unit	Notes
Supply voltage	$V_{DD}$	1.283	1.35	1.45	V	1–7
I/O supply voltage	$V_{DDQ}$	1.283	1.35	1.45	V	1–7
Input leakage current Any input $0V \le V_{IN} \le V_{DD}$ , $V_{REF}$ pin $0V \le V_{IN} \le 1.1V$ (All other pins not under test = $0V$ )	I <sub>I</sub>	-2	_	2	μА	
$V_{REF}$ supply leakage current $V_{REFDQ} = V_{DD}/2$ or $V_{REFCA} = V_{DD}/2$ (All other pins not under test = 0V)	I <sub>VREF</sub>	-1	_	1	μА	8, 9

- Notes: 1.  $V_{DD}$  and  $V_{DDQ}$  must track one another.  $V_{DDQ}$  must be  $\leq V_{DD}$ .  $V_{SS} = V_{SSQ}$ .
  - 2. V<sub>DD</sub> and V<sub>DDO</sub> may include AC noise of ±50mV (250 kHz to 20 MHz) in addition to the DC (0 Hz to 250 kHz) specifications.  $V_{DD}$  and  $V_{DDQ}$  must be at same level for valid AC timing parameters.
  - 3. Maximum DC value may not be greater than 1.425V. The DC value is the linear average of V<sub>DD</sub>/V<sub>DDO</sub>(t) over a very long period of time (for example, 1 second).
  - 4. Under these supply voltages, the device operates to this DDR3L specification.
  - 5. If the maximum limit is exceeded, input levels shall be governed by DDR3 specifications.
  - 6. Under 1.5V operation, this DDR3L device operates in accordance with the DDR3 specifications under the same speed timings as defined for this device.
  - 7. Once initialized for DDR3L operation, DDR3 operation may only be used if the device is in reset while  $V_{DD}$  and  $V_{DDO}$  are changed for DDR3 operation (see  $V_{DD}$  Voltage Switching (page 131)).
  - 8. The minimum limit requirement is for testing purposes. The leakage current on the  $V_{RFF}$ pin should be minimal.
  - 9. V<sub>REF</sub> (see Table 22).



#### **Input Operating Conditions**

#### Table 22: DDR3L 1.35V DC Electrical Characteristics and Input Conditions

All voltages are referenced to V<sub>SS</sub>

Parameter/Condition	Symbol	Min	Nom	Max	Unit	Notes
V <sub>IN</sub> low; DC/commands/address busses	V <sub>IL</sub>	V <sub>SS</sub>	N/A	See Table 23	V	
V <sub>IN</sub> high; DC/commands/address busses	V <sub>IH</sub>	See Table 23	N/A	V <sub>DD</sub>	V	
Input reference voltage command/address bus	V <sub>REFCA(DC)</sub>	0.49 × V <sub>DD</sub>	$0.5 \times V_{DD}$	0.51 × V <sub>DD</sub>	V	1, 2
I/O reference voltage DQ bus	V <sub>REFDQ(DC)</sub>	0.49 × V <sub>DD</sub>	$0.5 \times V_{DD}$	0.51 × V <sub>DD</sub>	V	2, 3
I/O reference voltage DQ bus in SELF REFRESH	V <sub>REFDQ(SR)</sub>	V <sub>SS</sub>	$0.5 \times V_{DD}$	V <sub>DD</sub>	V	4
Command/address termination voltage (system level, not direct DRAM input)	V <sub>TT</sub>	_	$0.5 \times V_{DDQ}$	_	V	5

- Notes: 1.  $V_{REFCA(DC)}$  is expected to be approximately  $0.5 \times V_{DD}$  and to track variations in the DC level. Externally generated peak noise (non-common mode) on V<sub>REFCA</sub> may not exceed  $\pm 1\% \times V_{DD}$  around the  $V_{REFCA(DC)}$  value. Peak-to-peak AC noise on  $V_{REFCA}$  should not exceed ±2% of V<sub>REFCA(DC)</sub>.
  - 2. DC values are determined to be less than 20 MHz in frequency. DRAM must meet specifications if the DRAM induces additional AC noise greater than 20 MHz in frequency.
  - 3.  $V_{REFDO(DC)}$  is expected to be approximately  $0.5 \times V_{DD}$  and to track variations in the DC level. Externally generated peak noise (non-common mode) on V<sub>REFDO</sub> may not exceed  $\pm 1\% \times V_{DD}$  around the  $V_{REFDO(DC)}$  value. Peak-to-peak AC noise on  $V_{REFDO}$  should not exceed ±2% of V<sub>REFDO(DC)</sub>.
  - 4.  $V_{REFDQ(DC)}$  may transition to  $V_{REFDQ(SR)}$  and back to  $V_{REFDQ(DC)}$  when in SELF REFRESH, within restrictions outlined in the SELF REFRESH section.
  - 5.  $V_{TT}$  is not applied directly to the device.  $V_{TT}$  is a system supply for signal termination resistors. Minimum and maximum values are system-dependent.



Table 23: DDR3L 1.35V Input Switching Conditions - Command and Address

Parameter/Condition	Symbol	DDR3L-800/1066	DDR3L-1333/1600	DDR3L-1866	Units
	(	Command and Addre	ess		
Input high AC voltage: Logic 1	V <sub>IH(AC160),min</sub> <sup>5</sup>	160	160	_	mV
	V <sub>IH(AC135),min</sub> 5	135	135	135	mV
	V <sub>IH(AC125,)min</sub> 5	_	_	125	mV
Input high DC voltage: Logic 1	$V_{IH(DC90),min}$	90	90	90	mV
Input low DC voltage: Logic 0	V <sub>IL(DC90),min</sub>	-90	-90	-90	mV
Input low AC voltage: Logic 0	V <sub>IL(AC125),min</sub> 5	_	-	-125	mV
	V <sub>IL(AC135),min</sub> 5	-135	-135	-135	mV
	V <sub>IL(AC160),min</sub> 5	-160	-160	_	mV
		DQ and DM			
Input high AC voltage: Logic 1	V <sub>IH(AC160),min</sub> 5	160	160	_	mV
	V <sub>IH(AC135),min</sub> 5	135	135	135	mV
	V <sub>IH(AC125),min</sub> 5	_	_	130	mV
Input high DC voltage: Logic 1	$V_{IH(DC90),min}$	90	90	90	mV
Input low DC voltage: Logic 0	V <sub>IL(DC90),min</sub>	-90	-90	-90	mV
Input low AC voltage: Logic 0	V <sub>IL(AC125),min</sub> 5	_	_	-130	mV
	V <sub>IL(AC135),min</sub> 5	-135	-135	-135	mV
	V <sub>IL(AC160),min</sub> 5	-160	-160	_	mV

- Notes: 1. All voltages are referenced to V<sub>REF</sub>. V<sub>REF</sub> is V<sub>REFCA</sub> for control, command, and address. All slew rates and setup/hold times are specified at the DRAM ball. V<sub>REF</sub> is V<sub>REFDO</sub> for DQ and DM inputs.
  - 2. Input setup timing parameters ( ${}^{t}IS$  and  ${}^{t}DS$ ) are referenced at  $V_{IL(AC)}/V_{IH(AC)}$ , not  $V_{REF(DC)}$ .
  - 3. Input hold timing parameters (tlH and tDH) are referenced at V<sub>IL(DC)</sub>/V<sub>IH(DC)</sub>, not V<sub>REF(DC)</sub>.
  - 4. Single-ended input slew rate = 1 V/ns; maximum input voltage swing under test is 900mV (peak-to-peak).
  - 5. When two  $V_{IH(AC)}$  values (and two corresponding  $V_{IL(AC)}$  values) are listed for a specific speed bin, the user may choose either value for the input AC level. Whichever value is used, the associated setup time for that AC level must also be used. Additionally, one  $V_{IH(AC)}$  value may be used for address/command inputs and the other  $V_{IH(AC)}$  value may be used for data inputs.

For example, for DDR3-800, two input AC levels are defined:  $V_{IH(AC160),min}$  and V<sub>IH(AC135),min</sub> (corresponding V<sub>IL(AC160),min</sub> and V<sub>IL(AC135),min</sub>). For DDR3-800, the address/ command inputs must use either V<sub>IH(AC160),min</sub> with <sup>t</sup>IS(AC160) of 210ps or V<sub>IH(AC150),min</sub> with tIS(AC135) of 365ps; independently, the data inputs must use either VIH(AC160), min with <sup>t</sup>DS(AC160) of 75ps or V<sub>IH(AC150),min</sub> with <sup>t</sup>DS(AC150) of 125ps.




#### Table 24: DDR3L 1.35V Differential Input Operating Conditions (CK, CK# and DQS, DQS#)

Parameter/Condition	Symbol	Min	Max	Units	Notes
Differential input logic high – slew	V <sub>IH,diff(AC)slew</sub>	180	N/A	mV	4
Differential input logic low – slew	V <sub>IL,diff(AC)slew</sub>	N/A	-180	mV	4
Differential input logic high	V <sub>IH,diff(AC)</sub>	$2 \times (V_{IH(AC)} - V_{REF})$	$V_{DD}/V_{DDQ}$	mV	5
Differential input logic low	V <sub>IL,diff(AC)</sub>	V <sub>SS</sub> /V <sub>SSQ</sub>	2 × (V <sub>IL(AC)</sub> - V <sub>REF</sub> )	mV	6
Differential input crossing voltage relative to V <sub>DD</sub> /2 for DQS, DQS#; CK, CK#	V <sub>IX</sub>	V <sub>REF(DC)</sub> - 150	V <sub>REF(DC)</sub> + 150	mV	5, 7, 9
Differential input crossing voltage relative to V <sub>DD</sub> /2 for CK, CK#	V <sub>IX</sub> (175)	V <sub>REF(DC)</sub> - 175	V <sub>REF(DC)</sub> + 175	mV	5, 7–9
Single-ended high level for strobes		V <sub>DDQ</sub> /2 + 160	$V_{\mathrm{DDQ}}$	mV	5
Single-ended high level for CK, CK#	$V_{SEH}$	V <sub>DD</sub> /2 + 160	V <sub>DD</sub>	mV	5
Single-ended low level for strobes	V	V <sub>SSQ</sub>	V <sub>DDQ</sub> /2 - 160	mV	6
Single-ended low level for CK, CK#	$V_{SEL}$	V <sub>SS</sub>	V <sub>DD</sub> /2 - 160	mV	6

- Notes: 1. Clock is referenced to  $V_{DD}$  and  $V_{SS}$ . Data strobe is referenced to  $V_{DDO}$  and  $V_{SSO}$ .
  - 2. Reference is  $V_{REFCA(DC)}$  for clock and  $V_{REFDQ(DC)}$  for strobe.
  - 3. Differential input slew rate = 2 V/ns.
  - 4. Defines slew rate reference points, relative to input crossing voltages.
  - 5. Minimum DC limit is relative to single-ended signals; overshoot specifications are appli-
  - 6. Maximum DC limit is relative to single-ended signals; undershoot specifications are applicable.
  - 7. The typical value of  $V_{IX(AC)}$  is expected to be about  $0.5 \times V_{DD}$  of the transmitting device, and  $V_{IX(AC)}$  is expected to track variations in  $V_{DD}$ .  $V_{IX(AC)}$  indicates the voltage at which differential input signals must cross.
  - 8. The  $V_{IX}$  extended range (±175mV) is allowed only for the clock; this  $V_{IX}$  extended range is only allowed when the following conditions are met: The single-ended input signals are monotonic, have the single-ended swing  $V_{SEL}$ ,  $V_{SEH}$  of at least  $V_{DD}/2 \pm 250$ mV, and the differential slew rate of CK, CK# is greater than 3 V/ns.
  - 9. V<sub>IX</sub> must provide 25mV (single-ended) of the voltages separation.



Figure 13: DDR3L 1.35V Input Signal



Note: 1. Numbers in diagrams reflect nominal values.



### **DDR3L 1.35V AC Overshoot/Undershoot Specification**

**Table 25: DDR3L Control and Address Pins** 

Parameter	DDR3L-800	DRR3L-1066	DDR3L-1333	DDR3L-1600	DDR3L-1866
Maximum peak amplitude allowed for overshoot area (see Figure 14)	0.4V	0.4V	0.4V	0.4V	0.4V
Maximum peak amplitude allowed for undershoot area (see Figure 15)	0.4V	0.4V	0.4V	0.4V	0.4V
Maximum overshoot area above V <sub>DD</sub> (see Figure 14)	0.67 Vns	0.5 Vns	0.4 Vns	0.33 Vns	0.28 Vns
Maximum undershoot area below V <sub>SS</sub> (see Figure 15)	0.67 Vns	0.5 Vns	0.4 Vns	0.33 Vns	0.28 Vns

Table 26: DDR3L 1.35V Clock, Data, Strobe, and Mask Pins

Parameter	DDR3L-800	DDR3L-1066	DDR3L-1333	DDR3L-1600	DDR3L-1866
Maximum peak amplitude allowed for overshoot area (see Figure 14)	0.4V	0.4V	0.4V	0.4V	0.4V
Maximum peak amplitude allowed for undershoot area (see Figure 15)	0.4V	0.4V	0.4V	0.4V	0.4V
Maximum overshoot area above V <sub>DD</sub> /V <sub>DDQ</sub> (see Figure 14)	0.25 Vns	0.19 Vns	0.15 Vns	0.13 Vns	0.11 Vns
Maximum undershoot area below V <sub>SS</sub> /V <sub>SSQ</sub> (see Figure 15)	0.25 Vns	0.19 Vns	0.15 Vns	0.13 Vns	0.11 Vns

Figure 14: Overshoot




Figure 15: Undershoot






Figure 16:  $V_{IX}$  for Differential Signals




Figure 17: Single-Ended Requirements for Differential Signals






Figure 18: Definition of Differential AC-Swing and <sup>t</sup>DVAC




Table 27: DDR3L 1.35V - Minimum Required Time <sup>t</sup>DVAC for CK/CK#, DQS/DQS# Differential for AC Ringback

	DDR3L-800/10	066/1333/1600		DDR3L-1866	
Slew Rate (V/ns)	<sup>t</sup> DVAC at 320mV (ps)	<sup>t</sup> DVAC at 270mV (ps)	<sup>t</sup> DVAC at 270mV (ps)	<sup>t</sup> DVAC at 250mV (ps)	<sup>t</sup> DVAC at 260mV (ps)
>4.0	189	201	163	168	176
4.0	189	201	163	168	176
3.0	162	179	140	147	154
2.0	109	134	95	105	111
1.8	91	119	80	91	97
1.6	69	100	62	74	78
1.4	40	76	37	52	55
1.2	Note1	44	5	22	24
1.0			Note1	•	•
<1.0			Note1		

Note: 1. Rising input signal shall become equal to or greater than  $V_{IH(AC)}$  level and Falling input signal shall become equal to or less than  $V_{IL(AC)}$  level.



#### **DDR3L 1.35V Slew Rate Definitions for Single-Ended Input Signals**

Setup ( ${}^t\text{IS}$  and  ${}^t\text{DS}$ ) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF}$  and the first crossing of  $V_{IH(AC)min}$ . Setup ( ${}^t\text{IS}$  and  ${}^t\text{DS}$ ) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF}$  and the first crossing of  $V_{IL(AC)max}$ .


Hold ( ${}^{t}IH$  and  ${}^{t}DH$ ) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(DC)max}$  and the first crossing of  $V_{REF}$ . Hold ( ${}^{t}IH$  and  ${}^{t}DH$ ) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(DC)min}$  and the first crossing of  $V_{REF}$  (see Figure 19 (page 53)).


**Table 28: Single-Ended Input Slew Rate Definition** 

Input Sle (Linear	ew Rates Signals)	Meas	sured	
Input	Edge	From To		Calculation
Satura	Rising V <sub>REF</sub> V <sub>IH(AC),min</sub>		$rac{{ m V_{IH(AC),min}} - { m V_{REF}}}{\Delta { m TRS}_{ m Se}}$	
Setup	Falling	$V_{REF}$	$V_{IL(AC),max}$	$\frac{V_{REF} - V_{IL(AC),max}}{\Delta TFS_{Se}}$
Hold	Rising	V <sub>IL(DC),max</sub>	$V_{REF}$	$\frac{V_{REF} - V_{IL(DC),max}}{\Delta TFH_{se}}$
ПОІЦ	Falling	V <sub>IH(DC),min</sub>	$V_{REF}$	$\frac{V_{IH(DC),min} \cdot V_{REF}}{\Delta TRSH_{se}}$



Figure 19: Nominal Slew Rate Definition for Single-Ended Input Signals








# **DDR3L 1.35V Slew Rate Definitions for Differential Input Signals**

Input slew rate for differential signals (CK, CK# and DQS, DQS#) are defined and measured, as shown in Table 29 and Figure 20. The nominal slew rate for a rising signal is defined as the slew rate between  $V_{\rm IL,diff,max}$  and  $V_{\rm IH,diff,min}$ . The nominal slew rate for a falling signal is defined as the slew rate between  $V_{\rm IH,diff,min}$  and  $V_{\rm IL,diff,max}$ .

**Table 29: DDR3L 1.35V Differential Input Slew Rate Definition** 

Differential Input Slew Rates (Linear Signals)		Meas	sured	
Input	Edge	From To		Calculation
CK and	Rising	$V_{\text{IL,diff,max}}$	V <sub>IH,diff,min</sub>	$\frac{V_{IH,diff,min} - V_{IL,diff,max}}{\Delta TR_{diff}}$
reference	Falling	$V_{IH,diff,min}$	$V_{\text{IL,diff,max}}$	$\frac{V_{IH,diff,min} - V_{IL,diff,max}}{\Delta TF_{diff}}$

Figure 20: DDR3L 1.35V Nominal Differential Input Slew Rate Definition for DQS, DQS# and CK, CK#






#### **ODT Characteristics**

The ODT effective resistance  $R_{TT}$  is defined by MR1[9, 6, and 2]. ODT is applied to the DQ, DM, DQS, DQS#, and TDQS, TDQS# balls (x8 devices only). The ODT target values and a functional representation are listed in Table 30 and Table 31 (page 56). The individual pull-up and pull-down resistors ( $R_{TT(PD)}$ ) and  $R_{TT(PD)}$ ) are defined as follows:

- $R_{TT(PU)} = (V_{DDQ} V_{OUT})/|I_{OUT}|$ , under the condition that  $R_{TT(PD)}$  is turned off
- $R_{TT(PD)} = (V_{OUT})/|I_{OUT}|$ , under the condition that  $R_{TT(PU)}$  is turned off

Figure 21: ODT Levels and I-V Characteristics

Chip in termination mode



**Table 30: On-Die Termination DC Electrical Characteristics** 

Parameter/Condition	Symbol	Min	Nom	Max	Unit	Notes
R <sub>TT</sub> effective impedance	R <sub>TT(EFF)</sub>		See Table 31 (page 56)			1, 2
Deviation of VM with respect to $V_{DDQ}/2$	ΔVΜ	-5		5	%	1, 2, 3

Notes:

- 1. Tolerance limits are applicable after proper ZQ calibration has been performed at a stable temperature and voltage ( $V_{DDQ} = V_{DD}$ ,  $V_{SSQ} = V_{SS}$ ). Refer to ODT Sensitivity (page 57) if either the temperature or voltage changes after calibration.
- 2. Measurement definition for  $R_{TT}$ : Apply  $V_{IH(AC)}$  to pin under test and measure current  $I[V_{IH(AC)}]$ , then apply  $V_{IL(AC)}$  to pin under test and measure current  $I[V_{IL(AC)}]$ :

$$R_{TT} = \frac{V_{IH(AC)} - V_{IL(AC)}}{I(V_{IH(AC)}) - I(V_{IL(AC)})}$$

3. Measure voltage (VM) at the tested pin with no load:

$$\Delta VM = \left(\frac{2 \times VM}{V_{DDQ}} - 1\right) \times 100$$

4. For IT and AT devices, the minimum values are derated by 6% when the device operates between –40°C and 0°C (T<sub>C</sub>).



#### **1.35V ODT Resistors**

Table 31 provides an overview of the ODT DC electrical characteristics. The values provided are not specification requirements; however, they can be used as design guidelines to indicate what  $R_{\rm TT}$  is targeted to provide:

- $R_{TT}$  120 $\Omega$  is made up of  $R_{TT120(PD240)}$  and  $R_{TT120(PU240)}$
- $R_{TT}\,60\Omega$  is made up of  $R_{TT60(PD120)}$  and  $R_{TT60(PU120)}$
- $R_{TT}$  40 $\Omega$  is made up of  $R_{TT40(PD80)}$  and  $R_{TT40(PU80)}$
- $R_{TT}\,30\Omega$  is made up of  $R_{TT30(PD60)}$  and  $R_{TT30(PU60)}$
- +  $R_{TT}\,20\Omega$  is made up of  $R_{TT20(PD40)}$  and  $R_{TT20(PU40)}$

**Table 31: 1.35V R<sub>TT</sub> Effective Impedance** 

MR1							
[9, 6, 2]	R <sub>TT</sub>	Resistor	V <sub>out</sub>	Min	Nom	Max	Units
0, 1, 0	120Ω	R <sub>TT,120PD240</sub>	$0.2 \times V_{DDQ}$	0.6	1.0	1.15	RZQ/1
			$0.5 \times V_{DDQ}$	0.9	1.0	1.15	RZQ/1
			$0.8 \times V_{DDQ}$	0.9	1.0	1.45	RZQ/1
		R <sub>TT,120PU240</sub>	$0.2 \times V_{DDQ}$	0.9	1.0	1.45	RZQ/1
			$0.5 \times V_{DDQ}$	0.9	1.0	1.15	RZQ/1
			$0.8 \times V_{DDQ}$	0.6	1.0	1.15	RZQ/1
		120Ω	V <sub>IL(AC)</sub> to V <sub>IH(AC)</sub>	0.9	1.0	1.65	RZQ/2
0, 0, 1	60Ω	R <sub>TT,60PD120</sub>	0.2 × V <sub>DDQ</sub>	0.6	1.0	1.15	RZQ/2
			$0.5 \times V_{DDQ}$	0.9	1.0	1.15	RZQ/2
			$0.8 \times V_{DDQ}$	0.9	1.0	1.45	RZQ/2
		R <sub>TT,60PU120</sub>	0.2 × V <sub>DDQ</sub>	0.9	1.0	1.45	RZQ/2
			$0.5 \times V_{DDQ}$	0.9	1.0	1.15	RZQ/2
			$0.8 \times V_{DDQ}$	0.6	1.0	1.15	RZQ/2
		60Ω	V <sub>IL(AC)</sub> to V <sub>IH(AC)</sub>	0.9	1.0	1.65	RZQ/4
0, 1, 1	40Ω	R <sub>TT,40PD80</sub>	$0.2 \times V_{DDQ}$	0.6	1.0	1.15	RZQ/3
			$0.5 \times V_{DDQ}$	0.9	1.0	1.15	RZQ/3
			$0.8 \times V_{DDQ}$	0.9	1.0	1.45	RZQ/3
		R <sub>TT,40PU80</sub>	0.2 × V <sub>DDQ</sub>	0.9	1.0	1.45	RZQ/3
			$0.5 \times V_{DDQ}$	0.9	1.0	1.15	RZQ/3
			$0.8 \times V_{DDQ}$	0.6	1.0	1.15	RZQ/3
		40Ω	V <sub>IL(AC)</sub> to V <sub>IH(AC)</sub>	0.9	1.0	1.65	RZQ/6
1, 0, 1	30Ω	R <sub>TT,30PD60</sub>	0.2 × V <sub>DDQ</sub>	0.6	1.0	1.15	RZQ/4
			$0.5 \times V_{DDQ}$	0.9	1.0	1.15	RZQ/4
			$0.8 \times V_{DDQ}$	0.9	1.0	1.45	RZQ/4
		R <sub>TT,30PU60</sub>	0.2 × V <sub>DDQ</sub>	0.9	1.0	1.45	RZQ/4
			$0.5 \times V_{DDQ}$	0.9	1.0	1.15	RZQ/4
			$0.8 \times V_{DDQ}$	0.6	1.0	1.15	RZQ/4
		30Ω	V <sub>IL(AC)</sub> to V <sub>IH(AC)</sub>	0.9	1.0	1.65	RZQ/8



**Table 31: 1.35V R<sub>TT</sub> Effective Impedance (Continued)** 

MR1 [9, 6, 2]	R <sub>TT</sub>	Resistor	V <sub>OUT</sub>	Min	Nom	Max	Units
1, 0, 0	20Ω	R <sub>TT,20PD40</sub>	0.2 × V <sub>DDQ</sub>	0.6	1.0	1.15	RZQ/6
			$0.5 \times V_{DDQ}$	0.9	1.0	1.15	RZQ/6
			0.8 × V <sub>DDQ</sub>	0.9	1.0	1.45	RZQ/6
		R <sub>TT,20PU40</sub>	0.2 × V <sub>DDQ</sub>	0.9	1.0	1.45	RZQ/6
			0.5 × V <sub>DDQ</sub>	0.9	1.0	1.15	RZQ/6
			0.8 × V <sub>DDQ</sub>	0.6	1.0	1.15	RZQ/6
		20Ω	V <sub>IL(AC)</sub> to V <sub>IH(AC)</sub>	0.9	1.0	1.65	RZQ/12

# **ODT Sensitivity**

If either the temperature or voltage changes after I/O calibration, then the tolerance limits listed in Table 30 and Table 31 can be expected to widen according to Table 32 and Table 33.

**Table 32: ODT Sensitivity Definition** 

Symbol	Min	Мах	Unit	
R <sub>TT</sub>	$0.9 - dR_{TT}dT \times  DT  - dR_{TT}dV \times  DV $	$1.6 + dR_{TT}dT \times  DT  + dR_{TT}dV \times  DV $	RZQ/(2, 4, 6, 8, 12)	

Note: 1.  $\Delta T = T - T(@ \text{ calibration}), \Delta V = V_{DDQ} - V_{DDQ}(@ \text{ calibration}) \text{ and } V_{DD} = V_{DDQ}.$ 

**Table 33: ODT Temperature and Voltage Sensitivity** 

Change	Change Min		Unit
dR <sub>TT</sub> dT	0	1.5	%/°C
dR <sub>TT</sub> dV	0	0.15	%/mV

Note: 1.  $\Delta T = T - T(@ calibration)$ ,  $\Delta V = V_{DDQ} - V_{DDQ}(@ calibration)$  and  $V_{DD} = V_{DDQ}$ .


# **ODT Timing Definitions**

ODT loading differs from that used in AC timing measurements. The reference load for ODT timings is shown in Figure 22. Two parameters define when ODT turns on or off synchronously, two define when ODT turns on or off asynchronously, and another defines when ODT turns on or off dynamically. Table 34 and Table 35 (page 58) outline and provide definition and measurement references settings for each parameter.

ODT turn-on time begins when the output leaves High-Z and ODT resistance begins to turn on. ODT turn-off time begins when the output leaves Low-Z and ODT resistance begins to turn off.



**Figure 22: ODT Timing Reference Load** 



**Table 34: ODT Timing Definitions** 

Symbol	Begin Point Definition	End Point Definition	Figure
<sup>t</sup> AON	Rising edge of CK – CK# defined by the end point of ODTLon	Extrapolated point at V <sub>SSQ</sub>	Figure 23 (page 59)
<sup>t</sup> AOF	Rising edge of CK – CK# defined by the end point of ODTLoff	Extrapolated point at V <sub>RTT,nom</sub>	Figure 23 (page 59)
<sup>t</sup> AONPD	Rising edge of CK – CK# with ODT first being registered HIGH	Extrapolated point at V <sub>SSQ</sub>	Figure 24 (page 59)
<sup>t</sup> AOFPD	Rising edge of CK – CK# with ODT first being registered LOW	Extrapolated point at V <sub>RTT,nom</sub>	Figure 24 (page 59)
<sup>t</sup> ADC	Rising edge of CK – CK# defined by the end point of ODTLcnw, ODTLcwn4, or ODTLcwn8	Extrapolated points at $V_{RTT,Nom}$ and $V_{RTT,nom}$	Figure 25 (page 60)

Table 35: DDR3L(1.35V) Reference Settings for ODT Timing Measurements

Measured Parameter	R <sub>TT,nom</sub> Setting	R <sub>TT(WR)</sub> Setting	V <sub>SW1</sub>	V <sub>SW2</sub>
<sup>t</sup> AON	RZQ/4 (60Ω)	N/A	50mV	100mV
	RZQ/12 (20Ω)	N/A	100mV	200mV
<sup>t</sup> AOF	RZQ/4 (60Ω)	N/A	50mV	100mV
	RZQ/12 (20Ω)	N/A	100mV	200mV
<sup>t</sup> AONPD	RZQ/4 (60Ω)	N/A	50mV	100mV
	RZQ/12 (20Ω)	N/A	100mV	200mV
<sup>t</sup> AOFPD	RZQ/4 (60Ω)	N/A	50mV	100mV
	RZQ/12 (20Ω)	N/A	100mV	200mV
<sup>t</sup> ADC	RZQ/12 (20Ω)	RZQ/2 (20Ω)	200mV	250mV



Figure 23: <sup>t</sup>AON and <sup>t</sup>AOF Definitions




Figure 24: <sup>t</sup>AONPD and <sup>t</sup>AOFPD Definitions







Figure 25: <sup>t</sup>ADC Definition





# **Output Driver Impedance**

The output driver impedance is selected by MR1[5,1] during initialization. The selected value is able to maintain the tight tolerances specified if proper ZQ calibration is performed. Output specifications refer to the default output driver unless specifically stated otherwise. A functional representation of the output buffer is shown below. The output driver impedance  $R_{\rm ON}$  is defined by the value of the external reference resistor RZQ as follows:

•  $R_{ON,x} = RZQ/y$  (with RZQ = 240 $\Omega \pm 1\%$ ;  $x = 34\Omega$  or  $40\Omega$  with y = 7 or 6, respectively)


The individual pull-up and pull-down resistors  $R_{ON(PU)}$  and  $R_{ON(PD)}$  are defined as follows:

- $R_{ON(PU)} = (V_{DDO} V_{OUT})/|I_{OUT}|$ , when  $R_{ON(PD)}$  is turned off
- $R_{ON(PD)} = (V_{OUT})/|I_{OUT}|$ , when  $R_{ON(PU)}$  is turned off

**Figure 26: Output Driver** 

#### Chip in drive mode

#### Output driver





#### 34 Ohm Output Driver Impedance

The  $34\Omega$  driver (MR1[5, 1] = 01) is the default driver. Unless otherwise stated, all timings and specifications listed herein apply to the  $34\Omega$  driver only. Its impedance  $R_{ON}$  is defined by the value of the external reference resistor RZQ as follows:  $R_{ON34} = RZQ/7$  (with nominal RZQ = 240 $\Omega$  ±1%) and is actually 34.3 $\Omega$  ±1%.

**Table 36: DDR3L 34 Ohm Driver Impedance Characteristics** 

MR1 [5, 1]	R <sub>ON</sub>	Resistor	V <sub>out</sub>	Min	Nom	Мах	Units
0, 1	34.3Ω	R <sub>ON,34PD</sub>	0.2 × V <sub>DDQ</sub>	0.6	1.0	1.15	RZQ/7
			$0.5 \times V_{DDQ}$	0.9	1.0	1.15	RZQ/7
			$0.8 \times V_{DDQ}$	0.9	1.0	1.45	RZQ/7
		R <sub>ON,34PU</sub>	0.2 × V <sub>DDQ</sub>	0.9	1.0	1.45	RZQ/7
			$0.5 \times V_{DDQ}$	0.9	1.0	1.15	RZQ/7
			$0.8 \times V_{DDQ}$	0.6	1.0	1.15	RZQ/7
Pull-up/pull-	Pull-up/pull-down mismatch (MM <sub>PUPD</sub> )		V <sub>IL(AC)</sub> to V <sub>IH(AC)</sub>	-10	N/A	10	%

- Notes: 1. Tolerance limits assume RZQ of  $240\Omega \pm 1\%$  and are applicable after proper ZQ calibration has been performed at a stable temperature and voltage:  $V_{DDO} = V_{DD}$ ;  $V_{SSO} = V_{SS}$ ). Refer to DDR3L 34 Ohm Output Driver Sensitivity (page 64) if either the temperature or the voltage changes after calibration.
  - 2. Measurement definition for mismatch between pull-up and pull-down (MM<sub>PUPD</sub>). Measure both  $R_{ON(PU)}$  and  $R_{ON(PD)}$  at  $0.5 \times V_{DDQ}$ :

$$MM_{PUPD} = \frac{R_{ON(PU)} - R_{ON(PD)}}{R_{ON,nom}} \times 100$$

3. For IT and AT (1Gb only) devices, the minimum values are derated by 6% when the device operates between  $-40^{\circ}$ C and  $0^{\circ}$ C ( $T_{c}$ ). A larger maximum limit will result in slightly lower minimum currents.



#### **DDR3L 34 Ohm Driver**

Using Table 37, the  $34\Omega$  driver's current range has been calculated and summarized in Table 38 (page 63)  $V_{DD}$  = 1.35V, Table 39 for  $V_{DD}$  = 1.45V, and Table 40 (page 64) for  $V_{DD}$  = 1.283V. The individual pull-up and pull-down resistors  $R_{ON34(PD)}$  and  $R_{ON34(PU)}$  are defined as follows:

- $R_{ON34(PD)} = (V_{OUT})/|I_{OUT}|$ ;  $R_{ON34(PU)}$  is turned off
- $R_{ON34(PU)} = (V_{DDO} V_{OUT})/|I_{OUT}|$ ;  $R_{ON34(PD)}$  is turned off

Table 37: DDR3L 34 Ohm Driver Pull-Up and Pull-Down Impedance Calculations

		R <sub>ON</sub>	Min	Nom	Max	Unit	
	RZQ =	$240\Omega \pm \! 1\%$	237.6	240	242.4	Ω	
	RZQ/7 =	<b>(240</b> Ω ±1%)/7	33.9	34.3	34.6	Ω	
MR1[5,1]	R <sub>ON</sub>	Resistor	V <sub>OUT</sub>	Min	Nom	Max	Unit
0, 1	34.3Ω	R <sub>ON34(PD)</sub>	$0.2 \times V_{DDQ}$	20.4	34.3	38.1	Ω
			$0.5 \times V_{DDQ}$	30.5	34.3	38.1	Ω
			$0.8 \times V_{DDQ}$	30.5	34.3	48.5	Ω
		R <sub>ON34(PU)</sub>	$0.2 \times V_{DDQ}$	30.5	34.3	48.5	Ω
			$0.5 \times V_{DDQ}$	30.5	34.3	38.1	Ω
			$0.8 \times V_{DDQ}$	20.4	34.3	38.1	Ω

Table 38: DDR3L 34 Ohm Driver  $I_{OH}/I_{OL}$  Characteristics:  $V_{DD} = V_{DDQ} = DDR3L@1.35V$ 

MR1[5,1]	R <sub>ON</sub>	Resistor	V <sub>OUT</sub>	Мах	Nom	Min	Unit
0, 1	34.3Ω	R <sub>ON34(PD)</sub>	I <sub>OL</sub> @ 0.2 × V <sub>DDQ</sub>	13.3	7.9	7.1	mA
			$I_{OL} @ 0.5 \times V_{DDQ}$	22.1	19.7	17.7	mA
			$I_{OL} @ 0.8 \times V_{DDQ}$	35.4	31.5	22.3	mA
		R <sub>ON34(PU)</sub>	I <sub>OH</sub> @ 0.2 × V <sub>DDQ</sub>	35.4	31.5	22.3	mA
			I <sub>OH</sub> @ 0.5 × V <sub>DDQ</sub>	22.1	19.7	17.7	mA
			$I_{OH}$ @ $0.8 \times V_{DDQ}$	13.3	7.9	7.1	mA

Table 39: DDR3L 34 Ohm Driver  $I_{OH}/I_{OL}$  Characteristics:  $V_{DD} = V_{DDQ} = DDR3L@1.45V$ 

MR1[5,1]	R <sub>ON</sub>	Resistor	V <sub>OUT</sub>	Max	Nom	Min	Unit
0, 1	34.3Ω	R <sub>ON34(PD)</sub>	I <sub>OL</sub> @ 0.2 × V <sub>DDQ</sub>	14.2	8.5	7.6	mA
			I <sub>OL</sub> @ 0.5 × V <sub>DDQ</sub>	23.7	21.1	19.0	mA
			I <sub>OL</sub> @ 0.8 × V <sub>DDQ</sub>	38.0	33.8	23.9	mA
		R <sub>ON34(PU)</sub>	I <sub>OH</sub> @ 0.2 × V <sub>DDQ</sub>	38.0	33.8	23.9	mA
			I <sub>OH</sub> @ 0.5 × V <sub>DDQ</sub>	23.7	21.1	19.0	mA
			I <sub>OH</sub> @ 0.8 × V <sub>DDQ</sub>	14.2	8.5	7.6	mA



Table 40: DDR3L 34 Ohm Driver  $I_{OH}/I_{OL}$  Characteristics:  $V_{DD} = V_{DDQ} = DDR3L@1.283$ 

MR1[5,1]	R <sub>ON</sub>	Resistor	V <sub>OUT</sub>	Max	Nom	Min	Unit
0, 1	34.3Ω	R <sub>ON34(PD)</sub>	I <sub>OL</sub> @ 0.2 × V <sub>DDQ</sub>	12.6	7.5	6.7	mA
			I <sub>OL</sub> @ 0.5 × V <sub>DDQ</sub>	21.0	18.7	16.8	mA
			I <sub>OL</sub> @ 0.8 × V <sub>DDQ</sub>	33.6	29.9	21.2	mA
		R <sub>ON34(PU)</sub>	I <sub>OH</sub> @ 0.2 × V <sub>DDQ</sub>	33.6	29.9	21.2	mA
			I <sub>OH</sub> @ 0.5 × V <sub>DDQ</sub>	21.0	18.7	16.8	mA
			I <sub>OH</sub> @ 0.8 × V <sub>DDQ</sub>	12.6	7.5	6.7	mA

# **DDR3L 34 Ohm Output Driver Sensitivity**

If either the temperature or the voltage changes after ZQ calibration, then the tolerance limits listed in Table 36 (page 62) can be expected to widen according to Table 41 and Table 42.

**Table 41: DDR3L 34 Ohm Output Driver Sensitivity Definition** 

Symbol	Min	Мах	Unit
R <sub>ON(PD)</sub> @ 0.2 × V <sub>DDQ</sub>	$0.6 - dR_{ON}dTL \times  \Delta T  - dR_{ON}dVL \times  \Delta V $	$1.1 + dR_{ON}dTL \times  \Delta T  + dR_{ON}dVL \times  \Delta V $	RZQ/7
R <sub>ON(PD)</sub> @ 0.5 × V <sub>DDQ</sub>	$0.9 - dR_{ON}dTM \times  \Delta T  - dR_{ON}dVM \times  \Delta V $	$1.1 + dR_{ON}dTM \times  \Delta T  + dR_{ON}dVM \times  \Delta V $	RZQ/7
R <sub>ON(PD)</sub> @ 0.8 × V <sub>DDQ</sub>	$0.9 - dR_{ON}dTH \times  \Delta T  - dR_{ON}dVH \times  \Delta V $	$1.4 + dR_{ON}dTH \times  \Delta T  + dR_{ON}dVH \times  \Delta V $	RZQ/7
R <sub>ON(PU)</sub> @ 0.2 × V <sub>DDQ</sub>	$0.9 - dR_{ON}dTL \times  \Delta T  - dR_{ON}dVL \times  \Delta V $	$1.4 + dR_{ON}dTL \times  \Delta T  + dR_{ON}dVL \times  \Delta V $	RZQ/7
R <sub>ON(PU)</sub> @ 0.5 × V <sub>DDQ</sub>	$0.9 - dR_{ON}dTM \times  \Delta T  - dR_{ON}dVM \times  \Delta V $	$1.1 + dR_{ON}dTM \times  \Delta T  + dR_{ON}dVM \times  \Delta V $	RZQ/7
R <sub>ON(PU)</sub> @ 0.8 × V <sub>DDQ</sub>	$0.6 - dR_{ON}dTH \times  \Delta T  - dR_{ON}dVH \times  \Delta V $	$1.1 + dR_{ON}dTH \times  \Delta T  + dR_{ON}dVH \times  \Delta V $	RZQ/7

Note: 1.  $\Delta T = T - T_{(@CALIBRATION)}$ ;  $\Delta V = V_{DDQ} - V_{DDQ(@CALIBRATION)}$ ; and  $V_{DD} = V_{DDQ}$ .

Table 42: DDR3L 34 Ohm Output Driver Voltage and Temperature Sensitivity

Change	Min	Max	Unit
dR <sub>ON</sub> dTM	0	1.5	%/°C
dR <sub>ON</sub> dVM	0	0.13	%/mV
dR <sub>ON</sub> dTL	0	1.5	%/°C
dR <sub>ON</sub> dVL	0	0.13	%/mV
dR <sub>ON</sub> dTH	0	1.5	%/°C
dR <sub>ON</sub> dVH	0	0.13	%/mV



#### **DDR3L Alternative 40 Ohm Driver**

**Table 43: DDR3L 40 Ohm Driver Impedance Characteristics** 

MR1 [5, 1]	R <sub>ON</sub>	Resistor	V <sub>out</sub>	Min	Nom	Max	Units
0, 0	40Ω	R <sub>ON,40PD</sub>	$0.2 \times V_{DDQ}$	0.6	1.0	1.15	RZQ/6
			$0.5 \times V_{DDQ}$	0.9	1.0	1.15	RZQ/6
			$0.8 \times V_{DDQ}$	0.9	1.0	1.45	RZQ/6
		R <sub>ON,40PU</sub>	0.2 × V <sub>DDQ</sub>	0.9	1.0	1.45	RZQ/6
			$0.5 \times V_{DDQ}$	0.9	1.0	1.15	RZQ/6
			$0.8 \times V_{DDQ}$	0.6	1.0	1.15	RZQ/6
Pull-up/pull-	Pull-up/pull-down mismatch (MM <sub>PUPD</sub> )		V <sub>IL(AC)</sub> to V <sub>IH(AC)</sub>	-10	N/A	10	%

- Notes: 1. Tolerance limits assume RZQ of  $240\Omega \pm 1\%$  and are applicable after proper ZQ calibration has been performed at a stable temperature and voltage ( $V_{DDQ} = V_{DD}$ ;  $V_{SSQ} = V_{SS}$ ). Refer to DDR3L 40 Ohm Output Driver Sensitivity (page 65) if either the temperature or the voltage changes after calibration.
  - 2. Measurement definition for mismatch between pull-up and pull-down (MM<sub>PUPD</sub>). Measure both  $R_{ON(PU)}$  and  $R_{ON(PD)}$  at 0.5  $\times$   $V_{DDQ}\!\!:$

$$MM_{PUPD} = \frac{R_{ON(PU)} - R_{ON(PD)}}{R_{ON,nom}} \times 100$$

3. For IT and AT (1Gb only) devices, the minimum values are derated by 6% when the device operates between  $-40^{\circ}$ C and  $0^{\circ}$ C ( $T_{c}$ ). A larger maximum limit will result in slightly lower minimum currents.

#### **DDR3L 40 Ohm Output Driver Sensitivity**

If either the temperature or the voltage changes after I/O calibration, then the tolerance limits listed in Table 43 can be expected to widen according to Table 44 and Table 45 (page 66).

Table 44: DDR3L 40 Ohm Output Driver Sensitivity Definition

Symbol	Min	Мах	Unit
$R_{ON(PD)}$ @ $0.2 \times V_{DDQ}$	$0.6 - dR_{ON}dTL \times  \Delta T  - dR_{ON}dVL \times  \Delta V $	$1.1 + dR_{ON}dTL \times  \Delta T  + dR_{ON}dVL \times  \Delta V $	RZQ/6
$R_{ON(PD)}$ @ $0.5 \times V_{DDQ}$	$0.9 - dR_{ON}dTM \times  \Delta T  - dR_{ON}dVM \times  \Delta V $	$1.1 + dR_{ON}dTM \times  \Delta T  + dR_{ON}dVM \times  \Delta V $	RZQ/6
R <sub>ON(PD)</sub> @ 0.8 × V <sub>DDQ</sub>	$0.9 - dR_{ON}dTH \times  \Delta T  - dR_{ON}dVH \times  \Delta V $	$1.4 + dR_{ON}dTH \times  \Delta T  + dR_{ON}dVH \times  \Delta V $	RZQ/6
R <sub>ON(PU)</sub> @ 0.2 × V <sub>DDQ</sub>	$0.9 - dR_{ON}dTL \times  \Delta T  - dR_{ON}dVL \times  \Delta V $	$1.4 + dR_{ON}dTL \times  \Delta T  + dR_{ON}dVL \times  \Delta V $	RZQ/6
R <sub>ON(PU)</sub> @ 0.5 × V <sub>DDQ</sub>	$0.9 - dR_{ON}dTM \times  \Delta T  - dR_{ON}dVM \times  \Delta V $	$1.1 + dR_{ON}dTM \times  \Delta T  + dR_{ON}dVM \times  \Delta V $	RZQ/6
R <sub>ON(PU)</sub> @ 0.8 × V <sub>DDQ</sub>	$0.6 - dR_{ON}dTH \times  \Delta T  - dR_{ON}dVH \times  \Delta V $	1.1 + $dR_{ON}dTH \times  \Delta T  + dR_{ON}dVH \times  \Delta V $	RZQ/6

Note: 1.  $\Delta T = T - T_{(@CALIBRATION)}$ ,  $\Delta V = V_{DDQ} - V_{DDQ(@CALIBRATION)}$ ; and  $V_{DD} = V_{DDQ}$ .



#### **Table 45: 40 Ohm Output Driver Voltage and Temperature Sensitivity**

Change	Min	Max	Unit
dR <sub>ON</sub> dTM	0	1.5	%/°C
dR <sub>ON</sub> dVM	0	0.15	%/mV
dR <sub>ON</sub> dTL	0	1.5	%/°C
dR <sub>ON</sub> dVL	0	0.15	%/mV
dR <sub>ON</sub> dTH	0	1.5	%/°C
dR <sub>ON</sub> dVH	0	0.15	%/mV



# **Output Characteristics and Operating Conditions**

#### **Table 46: DDR3L Single-Ended Output Driver Characteristics**


All voltages are referenced to V<sub>SS</sub>

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Output leakage current: DQ are disabled; $0V \le V_{OUT} \le V_{DDQ}$ ; ODT is disabled; ODT is HIGH	I <sub>OZ</sub>	-5	5	μΑ	1
Output slew rate: Single-ended; For rising and falling edges, measure between $V_{OL(AC)} = V_{REF}$ - 0.09 × $V_{DDQ}$ and $V_{OH(AC)} = V_{REF} + 0.09 \times V_{DDQ}$	SRQ <sub>se</sub>	1.75	6	V/ns	1, 2, 3, 4
Single-ended DC high-level output voltage	V <sub>OH(DC)</sub>	$0.8 \times V_{DDQ}$		V	1, 2, 5
Single-ended DC mid-point level output voltage	V <sub>OM(DC)</sub>	$0.5 \times V_{DDQ}$		V	1, 2, 5
Single-ended DC low-level output voltage	V <sub>OL(DC)</sub>	$0.2 \times V_{DDQ}$		V	1, 2, 5
Single-ended AC high-level output voltage	V <sub>OH(AC)</sub>	$V_{TT} + 0.1 \times V_{DDQ}$		V	1, 2, 3, 6
Single-ended AC low-level output voltage	V <sub>OL(AC)</sub>	V <sub>TT</sub> - 0.1	× V <sub>DDQ</sub>	V	1, 2, 3, 6
Delta R <sub>ON</sub> between pull-up and pull-down for DQ/DQS	$MM_{PUPD}$	-10	10	%	1, 7
Test load for AC timing and output slew rates	Output	to V <sub>TT</sub> (V <sub>DDQ</sub> /2)	) via 25Ω resist	or	3

- Notes: 1. RZQ of  $240\Omega \pm 1\%$  with RZQ/7 enabled (default  $34\Omega$  driver) and is applicable after proper ZQ calibration has been performed at a stable temperature and voltage ( $V_{DDQ} = V_{DD}$ ;  $V_{SSQ} = V_{SS}$ ).
  - 2.  $V_{TT} = V_{DDO}/2$ .
  - 3. See Figure 29 (page 70) for the test load configuration.
  - 4. The 6 V/ns maximum is applicable for a single DQ signal when it is switching either from HIGH to LOW or LOW to HIGH while the remaining DQ signals in the same byte lane are either all static or all switching in the opposite direction. For all other DQ signal switching combinations, the maximum limit of 6 V/ns is reduced to 5 V/ns.
  - 5. See Figure 26 (page 61) for IV curve linearity. Do not use AC test load.
  - 6. See Table 49 (page 70) for output slew rate.
  - 7. See Figure 26 (page 61) for additional information.
  - 8. See Figure 27 (page 68) for an example of a single-ended output signal.



Figure 27: DQ Output Signal



**Table 47: DDR3L Differential Output Driver Characteristics** 

All voltages are referenced to V<sub>SS</sub>

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Output leakage current: DQ are disabled; $0V \le V_{OUT} \le V_{DDQ}$ ; ODT is disabled; ODT is HIGH	I <sub>OZ</sub>	-5	5	μA	1
DDR3L Output slew rate: Differential; For rising and falling edges, measure between $V_{OL,diff(AC)} = -0.18 \times V_{DDQ}$ and $V_{OH,diff(AC)} = 0.18 \times V_{DDQ}$	SRQ <sub>diff</sub>	3.5 12		V/ns	1
Differential high-level output voltage	$V_{OH,diff(AC)}$	+0.2 × V <sub>DDQ</sub>		V	1, 4
Differential low-level output voltage	$V_{OL,diff(AC)}$	-0.2 × V <sub>DDQ</sub>		V	1, 4
Delta Ron between pull-up and pull-down for DQ/DQS	MM <sub>PUPD</sub>	-10	10	%	1, 5
Test load for AC timing and output slew rates	Output to	V <sub>TT</sub> (V <sub>DDQ</sub> /2) v	/ia 25Ω resisto	r	3

- Notes: 1. RZQ of  $240\Omega \pm 1\%$  with RZQ/7 enabled (default  $34\Omega$  driver) and is applicable after proper ZQ calibration has been performed at a stable temperature and voltage ( $V_{DDQ} = V_{DD}$ ;  $V_{SSQ} = V_{SS}$ ).
  - 2.  $V_{REF} = V_{DDO}/2$ ; slew rate @ 5 V/ns, interpolate for faster slew rate.
  - 3. See Figure 29 (page 70) for the test load configuration.
  - 4. See Table 50 (page 72) for the output slew rate.
  - 5. See Table 36 (page 62) for additional information.
  - 6. See Figure 28 (page 69) for an example of a differential output signal.



Table 48: DDR3L Differential Output Driver Characteristics V<sub>OX(AC)</sub>


All voltages are referenced to V<sub>SS</sub>

Parameter/Condi	rameter/Condi- tion Symbol		DE	DDR3L- 800/1066/1333 DQS/DQS# Differential Slew Rate								
			3.5V/n s	4V/ns	5V/ns	6V/ns	7V/ns	8V/ns	9V/ns	10V/ns	12V/ns	Unit
Output differential	V <sub>OX(AC)</sub>	Max	+115	+130	+135	+195	+205	+205	+205	+205	+205	mV
crosspoint voltage		Min	-115	-130	-135	-195	-205	-205	-205	-205	-205	mV
D 1 16 11				DDR3L-	1600/18	366 DQS	/DQS#	Differe	ntial Sle	w Rate		
Parameter/Condi- tion	Symbo	I	3.5V/n s	4V/ns	5v/ns	6V/ns	7V/ns	8V/ns	9V/ns	10V/ns	12V/ns	Unit
Output differential	V <sub>OX(AC)</sub>	Max	+90	+105	+135	+155	+180	+205	+205	+205	+205	mV
crosspoint voltage		Min	-90	-105	-135	-155	-180	-205	-205	-205	-205	mV

Notes:

- 1. RZQ of 240 $\Omega$  ±1% with RZQ/7 enabled (default 34 $\Omega$  driver) and is applicable after proper ZQ calibration has been performed at a stable temperature and voltage ( $V_{DDQ} = V_{DD}$ ;  $V_{SSO} = V_{SS}$ ).
- 2. See Figure 29 (page 70) for the test load configuration.
- 3. See Figure 28 (page 69) for an example of a differential output signal.
- 4. For a differential slew rate between the list values, the  $V_{OX(AC)}$  value may be obtained by linear interpolation.


**Figure 28: Differential Output Signal** 



#### **Reference Output Load**

Figure 29 represents the effective reference load of  $25\Omega$  used in defining the relevant device AC timing parameters (except ODT reference timing) as well as the output slew rate measurements. It is not intended to be a precise representation of a particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment.

Figure 29: Reference Output Load for AC Timing and Output Slew Rate



#### **Slew Rate Definitions for Single-Ended Output Signals**


The single-ended output driver is summarized in Table 46 (page 67). With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)}$  and  $V_{OH(AC)}$  for single-ended signals.

**Table 49: Single-Ended Output Slew Rate Definition** 

Single-Ended Output Slew Rates (Linear Signals)		Meas	sured	
Output	Edge	From	То	Calculation
DQ	Rising	V <sub>OL(AC)</sub>	V <sub>OH(AC)</sub>	$\frac{V_{OH(AC)} \cdot V_{OL(AC)}}{\Delta TR_{se}}$
	Falling	V <sub>OH(AC)</sub>	V <sub>OL(AC)</sub>	$\frac{V_{OH(AC)} \cdot V_{OL(AC)}}{\Delta TF_{se}}$



Figure 30: Nominal Slew Rate Definition for Single-Ended Output Signals






# **Slew Rate Definitions for Differential Output Signals**

The differential output driver is summarized in Table 47 (page 68). With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)}$  and  $V_{OH(AC)}$  for differential signals.

**Table 50: Differential Output Slew Rate Definition** 

	l Output Slew lear Signals)	Measured		
Output	Edge	From	То	Calculation
DQS, DQS#	Rising	$V_{OL,diff(AC)}$	V <sub>OH,diff(AC)</sub>	$\frac{V_{OH,diff(AC)} - V_{OL,diff(AC)}}{\Delta TR_{diff}}$
	Falling	V <sub>OH,diff(AC)</sub>	V <sub>OL,diff(AC)</sub>	$\frac{V_{OH,diff(AC)} - V_{OL,diff(AC)}}{\DeltaTF_{diff}}$

Figure 31: Nominal Differential Output Slew Rate Definition for DQS, DQS#





## **Speed Bin Tables**

Table 51: DDR3L-1066 Speed Bins

DDR3L-1066 Spec	ed Bin		-18	37E	-1	87		
CL- <sup>t</sup> RCD- <sup>t</sup> RP			7-7	7-7	8-8	<b>8-8</b>		
Parameter		Symbol	Min	Max	Min	Max	Unit	Notes
Internal READ com	nmand to first data	<sup>t</sup> AA	13.125	-	15	-	ns	
ACTIVATE to interr	nal READ or WRITE delay	<sup>t</sup> RCD	13.125	_	15	_	ns	
PRECHARGE comm	nand period	<sup>t</sup> RP	13.125	-	15	-	ns	
ACTIVATE-to-ACTIV	VATE or REFRESH command	<sup>t</sup> RC	50.625	_	52.5	_	ns	
ACTIVATE-to-PREC	<sup>t</sup> RAS	37.5 9 x <sup>t</sup> REF		37.5 9 x <sup>t</sup> REFI		ns	1	
CL = 5	CWL = 5	<sup>t</sup> CK (AVG)	3.0	3.3	3.0	3.3	ns	2
	CWL = 6	tCK (AVG)	Reserved		Rese	rved	ns	3
CL = 6	CWL = 5	tCK (AVG)	2.5 3.3		2.5 3.3		ns	2
	CWL = 6	tCK (AVG)	Rese	rved	Rese	rved	ns	3
CL = 7	CWL = 5	tCK (AVG)	Rese	erved	Rese	rved	ns	3
	CWL = 6	tCK (AVG)	1.875	<2.5	Rese	rved	ns	2, 3
CL = 8	tCK (AVG)	Rese	rved	Rese	rved	ns	3	
	CWL = 6			<2.5	1.875	<2.5	ns	2
Supported CL setti	upported CL settings			7, 8	5, (	5, 8	CK	
Supported CWL se	ttings		5,	, 6	5,	6	CK	

- Notes: 1. <sup>t</sup>REFI depends on T<sub>OPER</sub>.
  - 2. The CL and CWL settings result in <sup>t</sup>CK requirements. When making a selection of <sup>t</sup>CK, both CL and CWL requirement settings need to be fulfilled.
  - 3. Reserved settings are not allowed.



**Table 52: DDR3L-1333 Speed Bins** 

DDR3L-1333 Speed	Bin		-15	5E <sup>1</sup>	-1	5 <sup>2</sup>		
CL- <sup>t</sup> RCD- <sup>t</sup> RP			9-9	9-9	10-1	0-10		
Parameter		Symbol	Min	Max	Min	Мах	Unit	Notes
Internal READ comma	and to first data	<sup>t</sup> AA	13.5	_	15	_	ns	
ACTIVATE to internal time	READ or WRITE delay	<sup>t</sup> RCD	13.5	-	15	-	ns	
PRECHARGE comman	d period	<sup>t</sup> RP	13.5	-	15	-	ns	
ACTIVATE-to-ACTIVATeriod	<sup>t</sup> RC	49.5	-	51	_	ns		
ACTIVATE-to-PRECHA	RGE command period	<sup>t</sup> RAS	36	9 x <sup>t</sup> REFI	36	9 x <sup>t</sup> REFI	ns	3
CL = 5	CWL = 5	tCK (AVG)	3.0	3.3	3.0	3.3	ns	4
CWL = 6, 7		tCK (AVG)	Rese	rved	Rese	rved	ns	5
CL = 6	CWL = 5	tCK (AVG)	2.5	3.3	2.5	3.3	ns	4
CWL = 5		tCK (AVG)	Rese	rved	Rese	rved	ns	5
	CWL = 7	tCK (AVG)	Reserved		Reserved		ns	5
CL = 7	CWL = 5	tCK (AVG)	Reserved		Reserved		ns	5
	CWL = 6	tCK (AVG)	1.875	<2.5	Rese	rved	ns	4, 5
	CWL = 7	tCK (AVG)	Rese	rved	Rese	rved	ns	5
CL = 8	CWL = 5	tCK (AVG)	Rese	rved	Rese	rved	ns	5
	CWL = 6	tCK (AVG)	1.875	<2.5	1.875	<2.5	ns	4
	CWL = 7	tCK (AVG)	Rese	rved	Rese	rved	ns	5
CL = 9	CWL = 5, 6	tCK (AVG)	Rese	rved	Rese	rved	ns	5
CWL = 7		tCK (AVG)	1.5	<1.875	Rese	rved	ns	4, 5
CL = 10	_ = 10		Rese	rved	Rese	rved	ns	5
	<sup>t</sup> CK (AVG)	1.5 <1.875		1.5	<1.875	ns	4	
Supported CL setting	upported CL settings			5, 6, 7, 8, 9, 10		5, 6, 8, 10		
Supported CWL settir	pported CWL settings			6, 7	5, (	CK		

- Notes: 1. The -15E speed grade is backward compatible with 1066, CL = 7 (-187E).
  - 2. The -15 speed grade is backward compatible with 1066, CL = 8 (-187).
  - 3. <sup>t</sup>REFI depends on T<sub>OPER</sub>.
  - 4. The CL and CWL settings result in <sup>t</sup>CK requirements. When making a selection of <sup>t</sup>CK, both CL and CWL requirement settings need to be fulfilled.
  - 5. Reserved settings are not allowed.



**Table 53: DDR3L-1600 Speed Bins** 

DDR3L-1600 Speed B	Bin		-13	25 <sup>1</sup>		
CL-tRCD-tRP			11-1	11-11		
Parameter		Symbol	Min	Мах	Unit	Notes
Internal READ comma	nd to first data	<sup>t</sup> AA	13.75	-	ns	
ACTIVATE to internal I	READ or WRITE delay time	<sup>t</sup> RCD	13.75	_	ns	
PRECHARGE command	d period	<sup>t</sup> RP	13.75	_	ns	
ACTIVATE-to-ACTIVAT	E or REFRESH command period	<sup>t</sup> RC	48.75	_	ns	
ACTIVATE-to-PRECHAP	RGE command period	<sup>t</sup> RAS	35	9 x <sup>t</sup> REFI	ns	2
CL = 5	CWL = 5	<sup>t</sup> CK (AVG)	3.0	3.3	ns	3
	CWL = 6, 7, 8	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
CL = 6	CWL = 5	<sup>t</sup> CK (AVG)	2.5	3.3	ns	3
	CWL = 6	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
	CWL = 7, 8	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
CL = 7	CWL = 5	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
	CWL = 6	<sup>t</sup> CK (AVG)	1.875	<2.5	ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
	CWL = 8	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
CL = 8	CWL = 5	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
	CWL = 6	<sup>t</sup> CK (AVG)	1.875	<2.5	ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
	CWL = 8	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
CL = 9	CWL = 5, 6	tCK (AVG)	Rese	erved	ns	4
	CWL = 7	tCK (AVG)	1.5	<1.875	ns	3
	CWL = 8	tCK (AVG)	Rese	erved	ns	4
CL = 10	CWL = 5, 6	tCK (AVG)	Rese	erved	ns	4
	CWL = 7	tCK (AVG)	1.5	<1.875	ns	3
	CWL = 8	tCK (AVG)	Rese	erved	ns	4
CL = 11	CWL = 5, 6, 7	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
	CWL = 8	tCK (AVG)	1.25	<1.5	ns	3
Supported CL settings			5, 6, 7, 8	, 9, 10, 11	CK	
Supported CWL setting	ipported CWL settings			, 7, 8	CK	

- Notes: 1. The -125 speed grade is backward compatible with 1333, CL = 9 (-15E) and 1066, CL = 7(-187E).
  - 2. <sup>t</sup>REFI depends on T<sub>OPER</sub>.
  - 3. The CL and CWL settings result in <sup>t</sup>CK requirements. When making a selection of <sup>t</sup>CK, both CL and CWL requirement settings need to be fulfilled.
  - 4. Reserved settings are not allowed.



**Table 54: DDR3L-1866 Speed Bins** 

DDR3L-1866 Speed Bin			-10	07 <sup>1</sup>		
CL- <sup>t</sup> RCD- <sup>t</sup> RP			13-1	13-13		
Parameter		Symbol	Min	Max	Unit	Notes
Internal READ command t	o first data	<sup>t</sup> AA	13.91	20		
ACTIVATE to internal REA	D or WRITE delay time	<sup>t</sup> RCD	13.91	-	ns	
PRECHARGE command pe	riod	<sup>t</sup> RP	13.91	_	ns	
ACTIVATE-to-ACTIVATE or	REFRESH command period	<sup>t</sup> RC	47.91	_	ns	
ACTIVATE-to-PRECHARGE	command period	<sup>t</sup> RAS	34	9 x <sup>t</sup> REFI	ns	2
CL = 5	CWL = 5	<sup>t</sup> CK (AVG)	3.0	3.3	ns	3
	CWL = 6, 7, 8, 9	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
CL = 6	CWL = 5	tCK (AVG)	2.5	3.3	ns	3
	CWL = 6, 7, 8, 9	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
CL = 7	CWL = 5, 7, 8, 9	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
	CWL = 6	tCK (AVG)	1.875	<2.5	ns	3
CL = 8	CWL = 5, 8, 9	tCK (AVG)	Rese	erved	ns	4
	CWL = 6	<sup>t</sup> CK (AVG)	1.875	<2.5	ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
CL = 9	CWL = 5, 6, 8, 9	tCK (AVG)	Rese	erved	ns	4
	CWL = 7	<sup>t</sup> CK (AVG)	1.5	<1.875	ns	3
CL = 10	CWL = 5, 6, 9	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
	CWL = 7	<sup>t</sup> CK (AVG)	1.5	<1.875	ns	3
	CWL = 8	tCK (AVG)	Rese	erved	ns	4
CL = 11	CWL = 5, 6, 7	tCK (AVG)	Rese	erved	ns	4
	CWL = 8	<sup>t</sup> CK (AVG)	1.25	<1.5	ns	3
	CWL = 9	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
CL = 12	CWL = 5, 6, 7, 8	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
	CWL = 9	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
CL = 13	CWL = 5, 6, 7, 8	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
	CWL = 9	<sup>t</sup> CK (AVG)	1.07	<1.25	ns	3
Supported CL settings		•	5, 6, 7, 8, 9	9, 10, 11, 13	CK	
Supported CWL settings			5, 6,	7, 8, 9	CK	

- Notes: 1. The -107 speed grade is backward compatible with 1600, CL = 11 (-125), 1333, CL = 9(-15E) and 1066, CL = 7 (-187E).
  - 2. <sup>t</sup>REFI depends on T<sub>OPER</sub>.
  - 3. The CL and CWL settings result in <sup>t</sup>CK requirements. When making a selection of <sup>t</sup>CK, both CL and CWL requirement settings need to be fulfilled.
  - 4. Reserved settings are not allowed.



## **Electrical Characteristics and AC Operating Conditions**

### **Table 55: Electrical Characteristics and AC Operating Conditions**

Notes 1–8 apply to				R3L 00		R3L 066		R3L 333		R3L 500		
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Clock Timing												
Clock period	T <sub>C</sub> ≤ 85°C	<sup>t</sup> CK	8	7800	8	7800	8	7800	8	7800	ns	9, 42
average: DLL dis- able mode	T <sub>C</sub> = >85°C to 95°C	(DLL_DIS)	8	3900	8	3900	8	3900	8	3900	ns	42
Clock period avera	age: DLL enable	<sup>t</sup> CK (AVG)	S	ee Spe	ed Bin	Tables	for <sup>t</sup> CK	range	allowe	d	ns	10, 11
High pulse width	average	<sup>t</sup> CH (AVG)	0.47	0.53	0.47	0.53	0.47	0.53	0.47	0.53	CK	12
Low pulse width a	average	tCL (AVG)	0.47	0.53	0.47	0.53	0.47	0.53	0.47	0.53	CK	12
Clock period jit-	DLL locked	<sup>t</sup> JITper	-100	100	-90	90	-80	80	-70	70	ps	13
ter	DLL locking	<sup>t</sup> JITper,lck	-90	90	-80	80	-70	70	-60	60	ps	13
Clock absolute pe	riod	<sup>t</sup> CK (ABS)					ИIN + <sup>t</sup> . ИАХ + <sup>†</sup>	•			ps	
Clock absolute hig	gh pulse width	<sup>t</sup> CH (ABS)	0.43	_	0.43	_	0.43	_	0.43	_	<sup>t</sup> CK (AVG)	14
Clock absolute lov	v pulse width	<sup>t</sup> CL (ABS)	0.43	_	0.43	_	0.43	_	0.43	-	<sup>t</sup> CK (AVG)	15
Cycle-to-cycle jit-	DLL locked	<sup>t</sup> JITcc	20	00	18	30	16	50	14	40	ps	16
ter	DLL locking	<sup>t</sup> JITcc,lck	18	30	10	60	14	10	12	20	ps	16
Cumulative error	2 cycles	tERR2per	-147	147	-132	132	-118	118	-103	103	ps	17
across	3 cycles	tERR3per	-175	175	-157	157	-140	140	-122	122	ps	17
	4 cycles	<sup>t</sup> ERR4per	-194	194	-175	175	-155	155	-136	136	ps	17
	5 cycles	<sup>t</sup> ERR5per	-209	209	-188	188	-168	168	-147	147	ps	17
	6 cycles	<sup>t</sup> ERR6per	-222	222	-200	200	-177	177	-155	155	ps	17
	7 cycles	<sup>t</sup> ERR7per	-232	232	-209	209	-186	186	-163	163	ps	17
	8 cycles	<sup>t</sup> ERR8per	-241	241	-217	217	-193	193	-169	169	ps	17
	9 cycles	<sup>t</sup> ERR9per	-249	249	-224	224	-200	200	-175	175	ps	17
	10 cycles	<sup>t</sup> ERR10per	-257	257	-231	231	-205	205	-180	180	ps	17
	11 cycles	<sup>t</sup> ERR11per	-263	263	-237	237	-210	210	-184	184	ps	17
	12 cycles	<sup>t</sup> ERR12per	-269	269	-242	242	-215	215	-188	188	ps	17
	n = 13, 14 49, 50 cycles	<sup>t</sup> ERR <i>n</i> per	l	RR <i>n</i> pe			_		•		ps	17
<b>DQ Input Timing</b>	l											
Data setup time to DQS, DQS#	Base (specification)	<sup>t</sup> DS (AC160)	90	_	40	_	_	-	_	_	ps	18, 19, 44
	V <sub>REF</sub> @ 1 V/ns		250	_	200	_	_	_	_	_	ps	19, 20

## **Table 55: Electrical Characteristics and AC Operating Conditions (Continued)**

				R3L		R3L		R3L		R3L		
Dawanastan		Compleal		00	-10	1		333		500	I I so i 4	Nietes
Parameter	Dage (on a sifi as	<b>Symbol</b> tDS	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Data setup time to DQS, DQS#	Base (specifica- tion)	(AC135)	140	_	90	_	45	_	25	_	ps	18, 19, 44
	V <sub>REF</sub> @ 1 V/ns		275	_	250	_	180	_	160	_	ps	19, 20
Data hold time from DQS, DQS#	Base (specifica- tion)	<sup>t</sup> DH (DC90)	160	_	110	_	75	_	55	_	ps	18, 19
	V <sub>REF</sub> @ 1 V/ns		250	_	200	_	165	_	145	_	ps	19, 20
Minimum data pu	ılse width	<sup>t</sup> DIPW	600	_	490	_	400	_	360	_	ps	41
<b>DQ Output Timi</b>	ng											
DQS, DQS# to DQ cess	skew, per ac-	<sup>t</sup> DQSQ	_	200	_	150	_	125	_	100	ps	
DQ output hold to DQS#	ime from DQS,	<sup>t</sup> QH	0.38	_	0.38	_	0.38	-	0.38	_	<sup>t</sup> CK (AVG)	21
DQ Low-Z time from	om CK, CK#	tLZDQ	-800	400	-600	300	-500	250	-450	225	ps	22, 23
DQ High-Z time fr	om CK, CK#	tHZDQ	_	400	-	300	-	250	_	225	ps	22, 23
DQ Strobe Input	Timing					•	•	•				
DQS, DQS# rising ing	to CK, CK# ris-	<sup>t</sup> DQSS	-0.25	0.25	-0.25	0.25	-0.25	0.25	-0.27	0.27	CK	25
DQS, DQS# difference pulse width	ential input low	<sup>t</sup> DQSL	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	CK	
DQS, DQS# difference pulse width	ential input high	<sup>t</sup> DQSH	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	CK	
DQS, DQS# falling CK# rising	setup to CK,	<sup>t</sup> DSS	0.2	_	0.2	_	0.2	_	0.18	_	CK	25
DQS, DQS# falling CK# rising	hold from CK,	<sup>t</sup> DSH	0.2	_	0.2	_	0.2	_	0.18	_	CK	25
DQS, DQS# difference preamble	ential WRITE	tWPRE	0.9	_	0.9	_	0.9	_	0.9	_	CK	
DQS, DQS# difference postamble	ential WRITE	tWPST	0.3	_	0.3	_	0.3	_	0.3	_	CK	
<b>DQ Strobe Outp</b>	ut Timing											
DQS, DQS# rising CK, CK#	to/from rising	<sup>t</sup> DQSCK	-400	400	-300	300	-255	255	-225	225	ps	23
DQS, DQS# rising CK, CK# when DL	-	<sup>t</sup> DQSCK (DLL_DIS)	1	10	1	10	1	10	1	10	ns	26
DQS, DQS# differently high time	ential output	<sup>t</sup> QSH	0.38	-	0.38	_	0.40	_	0.40	-	CK	21
DQS, DQS# differe	ential output	<sup>t</sup> QSL	0.38	-	0.38	_	0.40	-	0.40	_	CK	21
DQS, DQS# Low-Z	time (RL - 1)	tLZDQS	-800	400	-600	300	-500	250	-450	225	ps	22, 23

				R3L 00		R3L 066		R3L 833		R3L 500		
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
DQS, DQS# High-Z BL/2)	time (RL +	tHZDQS	_	400	_	300	_	250	_	225	ps	22, 23
DQS, DQS# differe amble	ential READ pre-	<sup>t</sup> RPRE	0.9	Note 24	0.9	Note 24	0.9	Note 24	0.9	Note 24	CK	23, 24
DQS, DQS# differe postamble	ential READ	<sup>t</sup> RPST	0.3	Note 27	0.3	Note 27	0.3	Note 27	0.3	Note 27	CK	23, 27
Command and A	Address Timing		•	,		,						
DLL locking time		<sup>t</sup> DLLK	512	_	512	_	512	_	512	_	CK	28
CTRL, CMD, ADDR	Base (specification)	<sup>t</sup> IS (AC160)	215	_	140	_	80	_	60	_	ps	29, 30, 44
setup to CK,CK#	V <sub>REF</sub> @ 1 V/ns		375	_	300	_	240	_	220	_	ps	20, 30
CTRL, CMD, ADDR	Base (specification)	<sup>t</sup> IS (AC135)	365	_	290	_	205	_	185	_	ps	29, 30, 44
setup to CK,CK#	V <sub>REF</sub> @ 1 V/ns		500	_	425	_	340	_	320	_	ps	20, 30
CTRL, CMD, ADDR hold from	Base (specification)	<sup>t</sup> IH (DC90)	285	_	210	_	150	_	130	-	ps	29, 30
CK,CK#	V <sub>REF</sub> @ 1 V/ns		375	-	300	-	240	-	220	-	ps	20, 30
Minimum CTRL, C pulse width	MD, ADDR	<sup>t</sup> IPW	900	_	780	_	620	_	560	_	ps	41
ACTIVATE to inter	nal READ or	<sup>t</sup> RCD		S	ee Spe	ed Bin	Tables	for <sup>t</sup> RC	D		ns	31
PRECHARGE comm	nand period	<sup>t</sup> RP			See Sp	eed Bin	Tables	for <sup>t</sup> RF	)		ns	31
ACTIVATE-to-PREC	CHARGE com-	<sup>t</sup> RAS		S	see Spe	ed Bin	Tables	for <sup>t</sup> RA	S		ns	31, 32
ACTIVATE-to-ACTI	VATE command	<sup>t</sup> RC			See Spe	eed Bin	Tables	for <sup>t</sup> RC			ns	31, 43
ACTIVATE-to-AC- TIVATE minimum command	x4/x8 (1KB page size)	<sup>t</sup> RRD	er of	great- 4CK or Ins	er of	great- 4CK or 5ns	er of	great- 4CK or ns	er of	great- 4CK or ns	CK	31
period	x16 (2KB page size)		MIN	= great 10	er of 4	CK or	MIN	great = 7.5	er of 4	CK or	CK	31
Four ACTIVATE windows	x4/x8 (1KB page size)	<sup>t</sup> FAW	40	_	37.5	_	30	_	30	_	ns	31
	x16 (2KB page size)		50	_	50	-	45	_	40	-	ns	31
Write recovery tin	Vrite recovery time tWR			1	MIN	= 15ns;	MAX :	= N/A	1		ns	31, 32, 33,34

				R3L 00		R3L 066		R3L 333		R3L 500		
Parameter		Symbol	Min	Мах	Min	Max	Min	Max	Min	Мах	Unit	Notes
Delay from start of WRITE transaction to into command		<sup>t</sup> WTR	I			of 4CK		ns; MA		À	CK	31, 34
READ-to-PRECHA	RGE time	tRTP	I	MIN = g	greater	of 4CK	or 7.5	ns; MA	X = N/A	4	CK	31, 32
CAS#-to-CAS# con	nmand delay	<sup>t</sup> CCD			MIN	= 4CK;	MAX =	= N/A			CK	
Auto precharge w precharge time	vrite recovery +	<sup>t</sup> DAL		MIN =	= WR +	<sup>t</sup> RP/ <sup>t</sup> CK	(AVG)	; MAX	= N/A		CK	
MODE REGISTER S cycle time	SET command	<sup>t</sup> MRD			MIN	= 4CK;	MAX =	= N/A			CK	
MODE REGISTER Supdate delay	SET command	tMOD	n	MIN = g	4	CK						
MULTIPURPOSE R burst end to mod multipurpose reg	e register set for	<sup>t</sup> MPRR			MIN	= 1CK;	MAX =	= N/A			CK	
<b>Calibration Timi</b>	ing											
ZQCL command: Long calibration time	POWER-UP and RESET op- eration	<sup>t</sup> ZQinit	512	_	512	_	512	_	512	_	CK	
	Normal opera- tion	<sup>t</sup> ZQoper	256	_	256	-	256	-	256	-	CK	
ZQCS command: Stime	Short calibration	<sup>t</sup> ZQCS	64	_	64	-	64	-	64	_	CK	
Initialization an	d Reset Timing				•			•		'		
Exit reset from Ck id command	E HIGH to a val-	tXPR	MIN	l = gre	ater of	5CK or	<sup>t</sup> RFC +	10ns; I	MAX =	N/A	CK	
Begin power supp power supplies stable	oly ramp to	<sup>t</sup> VDDPR			MIN	= N/A;	MAX =	= 200			ms	
RESET# LOW to postable	ESET# LOW to power supplies			MIN = 0; MAX = 200								
RESET# LOW to I/O	O and R <sub>TT</sub> High-	<sup>t</sup> IOZ			MIN	N = N/A;	MAX	= 20			ns	35
Refresh Timing												
	FRESH-to-ACTIVATE or RE-			MIN = 110; MAX = 70,200								
FRESH	M C - 2				MIN = 160; MAX = 70,200							
command period	ommand period tRFC – 4G										ns	
	tp				MIN =	= 350; N	1AX = 7	70,200			ns	

			DDR3L -800	-10	_	DDR -13			R3L 600		
Parameter		Symbol	Min Max	Min	Мах	Min	Max	Min	Max	Unit	Notes
Maximum refresh	T <sub>C</sub> ≤ 85°C	_	'		64 (	(1X)			•	ms	36
period	T <sub>C</sub> > 85°C				32 (	(2X)				ms	36
Maximum aver-	T <sub>C</sub> ≤ 85°C	<sup>t</sup> REFI		7	.8 (64n	ns/8192)	)			μs	36
age periodic refresh	T <sub>C</sub> > 85°C			3	.9 (32n	ns/8192)	)			μs	36
Self Refresh Tim	ning										
Exit self refresh to requiring a locked DLL	commands not	<sup>t</sup> XS	MIN = gre	eater of	5CK or	<sup>t</sup> RFC +	10ns; N	MAX =	N/A	CK	
Exit self refresh to quiring a locked [		tXSDLL	ſ	ΛIN = <sup>t</sup> D	LLK (M	IIN); MA	X = N/	'A		CK	28
Minimum CKE lov for self refresh en fresh exit timing	•	<sup>t</sup> CKESR	MI	N = <sup>t</sup> CKE	(MIN)	+ CK; N	/IAX =	N/A		СК	
Valid clocks after try or power-dow		<sup>t</sup> CKSRE	MIN =	greater	of 5Ck	or 10n	s; MAX	K = N/A	A	CK	
Valid clocks befor it, power-down exit,		<sup>t</sup> CKSRX	MIN =	greater	of 5Ck	or 10n	s; MA)	K = N/A	A	CK	
Power-Down Tir	ning										
CKE MIN pulse wi	dth	<sup>t</sup> CKE (MIN)	Greater of 3CK or 7.5ns	Great 3Ck 5.62	or	Great 3CK 5.62	or		ter of or 5ns	CK	
Command pass di	sable delay	<sup>t</sup> CPDED		MIN	N = 1; N	//AX = N	I/A			CK	
Power-down entry down exit timing	y to power-	<sup>t</sup> PD	MI	N = <sup>t</sup> CKI	(MIN)	; MAX =	= 9 × <sup>t</sup> F	REFI		CK	
Begin power-dow to CKE registered HIGH	n period prior	<sup>t</sup> ANPD			WL -	1CK				CK	
Power-down entre either synchronous or as		PDE	Greater of t	ANPD or	tRFC - LOW		H com	mand	to CKE	CK	
Power-down exit ther synchronous or as		PDX	<sup>t</sup> ANPD + <sup>t</sup> XPDLL							CK	
Power-Down En	try Minimum T	iming									
ACTIVATE comma down entry	nd to power-	<sup>t</sup> ACTPDEN			MIN	l = 1				CK	

Notes 1–8 apply to	the entire table											I
				R3L 00		R3L )66		R3L 833		R3L 500		
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Min	Мах	Unit	Notes
PRECHARGE/PREC	HARGE ALL	<sup>t</sup> PRPDEN				MIN	l = 1				CK	
command to												
power-down entry		4										
REFRESH comman down entry	d to power-	<sup>t</sup> REFPDEN		MIN = 1						CK	37	
MRS command to	nower-down	<sup>t</sup> MRSPDEN	MIN = <sup>t</sup> MOD (MIN)						CK			
entry	portor dorm.		IVIIIV = IVIOD (IVIIIV)						-			
READ/READ with a command to pow		<sup>t</sup> RDPDEN		MIN = RL + 4 + 1					CK			
WRITE command	BL8 (OTF, MRS)	tWRPDEN	MIN = WL + 4 + <sup>t</sup> WR/ <sup>t</sup> CK (AVG)						CK			
to power-down	BC4OTF		$MIN = WI + 2 + tWR^{\dagger}CK (\Delta VG)$									
entry	BC4MRS	tWRPDEN	$MIN = WL + 2 + {}^{t}WR/{}^{t}CK \text{ (AVG)}$ $MIN = WL + 4 + WR + 1$					CK				
WRITE with auto precharge com-	BL8 (OTF, MRS) BC4OTF	<sup>t</sup> WRAPDEN			MIN	= WL +	4 + W	R + 1			CK	
mand to power- down entry	BC4MRS	<sup>t</sup> WRAPDEN			MIN	= WL +	2 + W	R + 1			CK	
Power-Down Ex	it Timing											
DLL on, any valid of DLL off to commands not red DLL		<sup>t</sup> XP	MIN :		er of 3 ins; = N/A	CK or	MIN :	61	er of 3 ns; = N/A	CK or	CK	
Precharge power- off to commands requiri		<sup>t</sup> XPDLL	1	MIN = g	greater	of 10C	K or 24	ns; MA	X = N/A	Ą	CK	28
<b>ODT Timing</b>												
R <sub>TT</sub> synchronous t	urn-on delay	ODTLon			(	CWL + A	AL - 2CH	<			CK	38
R <sub>TT</sub> synchronous t		ODTLoff				CWL + A	AL - 2Cl	<			CK	40
R <sub>TT</sub> turn-on from ( ence	ODTL on refer-	<sup>t</sup> AON	-400	400	-300	300	-250	250	-225	225	ps	23, 38
R <sub>TT</sub> turn-off from ence	ODTL off refer-	<sup>t</sup> AOF	0.3	0.7	0.3	0.7	0.3	0.7	0.3	0.7	CK	39, 40
Asynchronous R <sub>TT</sub> (power-down with	•	<sup>t</sup> AONPD		l	MI	N = 2; ľ	MAX =	8.5			ns	38
Asynchronous R <sub>TT</sub> (power-down with	•	<sup>t</sup> AOFPD			MI	N = 2; ľ	MAX =	8.5			ns	40
ODT HIGH time w mand and BL8	ith WRITE com-	ODTH8			MII	N = 6; N	ΛΑX = I	N/A			CK	
ODT HIGH time w command or with mand and BC4		ODTH4	MIN = 4; MAX = N/A					CK				



#### **Table 55: Electrical Characteristics and AC Operating Conditions (Continued)**

Notes 1-8 apply to the entire table

Notes 1–8 apply to the entire table		DD	R3L	DD	R3L	DD	R31	DD	R3L		
			00		066	-13		-16			
Parameter	Symbol	Min	Max	Min	Мах	Min	Мах	Min	Max	Unit	Notes
Dynamic ODT Timing			•								•
R <sub>TT,nom</sub> -to-R <sub>TT(WR)</sub> change skew	ODTLcnw				WL -	2CK				CK	
R <sub>TT(WR)</sub> -to-R <sub>TT,nom</sub> change skew - BC4	ODTLcwn4			4	4CK + C	DTLof	f			CK	
R <sub>TT(WR)</sub> -to-R <sub>TT,nom</sub> change skew - BL8	ODTLcwn8			(	6CK + C	DTLof	f			CK	
R <sub>TT</sub> dynamic change skew	<sup>t</sup> ADC	0.3	0.7	0.3	0.7	0.3	0.7	0.3	0.7	CK	39
Write Leveling Timing			•								•
First DQS, DQS# rising edge	tWLMRD	40	_	40	_	40	_	40	-	CK	
DQS, DQS# delay	tWLDQSEN	25	_	25	_	25	_	25	_	CK	
Write leveling setup from rising CK, CK# crossing to rising DQS, DQS# crossing	<sup>t</sup> WLS	325	_	245	_	195	-	165	-	ps	
Write leveling hold from rising DQS, DQS# crossing to rising CK, CK# crossing	<sup>t</sup> WLH	325	_	245	_	195	_	165	-	ps	
Write leveling output delay	tWLO	0	9	0	9	0	9	0	7.5	ns	
Write leveling output error	tWLOE	0	2	0	2	0	2	0	2	ns	

#### Notes:

- 1. AC timing parameters are valid from specified  $T_{C}$  MIN to  $T_{C}$  MAX values.
- 2. All voltages are referenced to V<sub>SS</sub>.
- 3. Output timings are only valid for R<sub>ON34</sub> output buffer selection.
- 4. The unit <sup>t</sup>CK (AVG) represents the actual <sup>t</sup>CK (AVG) of the input clock under operation. The unit CK represents one clock cycle of the input clock, counting the actual clock edges.
- 5. AC timing and I<sub>DD</sub> tests may use a V<sub>IL</sub>-to-V<sub>IH</sub> swing of up to 900mV in the test environment, but input timing is still referenced to V<sub>REF</sub> (except <sup>t</sup>IS, <sup>t</sup>IH, <sup>t</sup>DS, and <sup>t</sup>DH use the AC/DC trip points and CK, CK# and DQS, DQS# use their crossing points). The minimum slew rate for the input signals used to test the device is 1 V/ns for single-ended inputs and 2 V/ns for differential inputs in the range between V<sub>IL(AC)</sub> and V<sub>IH(AC)</sub>.
- 6. All timings that use time-based values (ns, μs, ms) should use <sup>t</sup>CK (AVG) to determine the correct number of clocks (Table 55 (page 77) uses CK or <sup>t</sup>CK [AVG] interchangeably). In the case of noninteger results, all minimum limits are to be rounded up to the nearest whole integer, and all maximum limits are to be rounded down to the nearest whole integer.
- Strobe or DQS<sub>diff</sub> refers to the DQS and DQS# differential crossing point when DQS is the rising edge. Clock or CK refers to the CK and CK# differential crossing point when CK is the rising edge.
- 8. This output load is used for all AC timing (except ODT reference timing) and slew rates. The actual test load may be different. The output signal voltage reference point is V<sub>DDQ</sub>/2 for single-ended signals and the crossing point for differential signals (see Figure 28 (page 69)).



- 9. When operating in DLL disable mode, Micron does not warrant compliance with normal mode timings or functionality.
- 10. The clock's <sup>t</sup>CK (AVG) is the average clock over any 200 consecutive clocks and <sup>t</sup>CK (AVG) MIN is the smallest clock rate allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.
- 11. Spread spectrum is not included in the jitter specification values. However, the input clock can accommodate spread-spectrum at a sweep rate in the range of 20–60 kHz with an additional 1% of <sup>t</sup>CK (AVG) as a long-term jitter component; however, the spread spectrum may not use a clock rate below <sup>t</sup>CK (AVG) MIN.
- 12. The clock's <sup>t</sup>CH (AVG) and <sup>t</sup>CL (AVG) are the average half clock period over any 200 consecutive clocks and is the smallest clock half period allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.
- 13. The period jitter (<sup>t</sup>JITper) is the maximum deviation in the clock period from the average or nominal clock. It is allowed in either the positive or negative direction.
- 14. <sup>t</sup>CH (ABS) is the absolute instantaneous clock high pulse width as measured from one rising edge to the following falling edge.
- 15. <sup>t</sup>CL (ABS) is the absolute instantaneous clock low pulse width as measured from one falling edge to the following rising edge.
- 16. The cycle-to-cycle jitter <sup>t</sup>JITcc is the amount the clock period can deviate from one cycle to the next. It is important to keep cycle-to-cycle jitter at a minimum during the DLL locking time.
- 17. The cumulative jitter error  ${}^{t}$ ERRnper, where n is the number of clocks between 2 and 50, is the amount of clock time allowed to accumulate consecutively away from the average clock over n number of clock cycles.
- 18. <sup>t</sup>DS (base) and <sup>t</sup>DH (base) values are for a single-ended 1 V/ns slew rate DQs and 2 V/ns slew rate differential DQS, DQS#; when DQ single-ended slew rate is 2V/ns, the DQS differential slew rate is 4V/ns.
- 19. These parameters are measured from a data signal (DM, DQ0, DQ1, and so forth) transition edge to its respective data strobe signal (DQS, DQS#) crossing.
- 20. The setup and hold times are listed converting the base specification values (to which derating tables apply) to  $V_{REF}$  when the slew rate is 1 V/ns. These values, with a slew rate of 1 V/ns, are for reference only.
- 21. When the device is operated with input clock jitter, this parameter needs to be derated by the actual <sup>†</sup>JITper (larger of <sup>†</sup>JITper (MIN) or <sup>†</sup>JITper (MAX) of the input clock (output deratings are relative to the SDRAM input clock).
- 22. Single-ended signal parameter.
- 23. The DRAM output timing is aligned to the nominal or average clock. Most output parameters must be derated by the actual jitter error when input clock jitter is present, even when within specification. This results in each parameter becoming larger. The following parameters are required to be derated by subtracting <sup>†</sup>ERR10per (MAX): <sup>†</sup>DQSCK (MIN), <sup>†</sup>LZDQS (MIN), <sup>†</sup>LZDQ (MIN), and <sup>†</sup>AON (MIN). The following parameters are required to be derated by subtracting <sup>†</sup>ERR10per (MIN): <sup>†</sup>DQSCK (MAX), <sup>†</sup>HZ (MAX), <sup>†</sup>LZDQS (MAX), <sup>†</sup>LZDQ MAX, and <sup>†</sup>AON (MAX). The parameter <sup>†</sup>RPRE (MIN) is derated by subtracting <sup>†</sup>JITper (MAX), while <sup>†</sup>RPRE (MAX) is derated by subtracting <sup>†</sup>JITper (MIN).
- 24. The maximum preamble is bound by <sup>t</sup>LZDQS (MAX).
- 25. These parameters are measured from a data strobe signal (DQS, DQS#) crossing to its respective clock signal (CK, CK#) crossing. The specification values are not affected by the amount of clock jitter applied, as these are relative to the clock signal crossing. These parameters should be met whether clock jitter is present.
- 26. The <sup>†</sup>DQSCK (DLL\_DIS) parameter begins CL + AL 1 cycles after the READ command.
- 27. The maximum postamble is bound by <sup>t</sup>HZDQS (MAX).



- 28. Commands requiring a locked DLL are: READ (and RDAP) and synchronous ODT commands. In addition, after any change of latency <sup>t</sup>XPDLL, timing must be met.
- 29. <sup>t</sup>IS (base) and <sup>t</sup>IH (base) values are for a single-ended 1 V/ns control/command/address slew rate and 2 V/ns CK, CK# differential slew rate.
- 30. These parameters are measured from a command/address signal transition edge to its respective clock (CK, CK#) signal crossing. The specification values are not affected by the amount of clock jitter applied as the setup and hold times are relative to the clock signal crossing that latches the command/address. These parameters should be met whether clock jitter is present.
- 31. For these parameters, the DDR3 SDRAM device supports <sup>t</sup>nPARAM (nCK) = RU(<sup>t</sup>PARAM [ns]/<sup>t</sup>CK[AVG] [ns]), assuming all input clock jitter specifications are satisfied. For example, the device will support <sup>t</sup>nRP (nCK) = RU(<sup>t</sup>RP/<sup>t</sup>CK[AVG]) if all input clock jitter specifications are met. This means that for DDR3-800 6-6-6, of which <sup>t</sup>RP = 5ns, the device will support <sup>t</sup>nRP = RU(<sup>t</sup>RP/<sup>t</sup>CK[AVG]) = 6 as long as the input clock jitter specifications are met. That is, the PRECHARGE command at T0 and the ACTIVATE command at T0 + 6 are valid even if six clocks are less than 15ns due to input clock jitter.
- 32. During READs and WRITEs with auto precharge, the DDR3 SDRAM will hold off the internal PRECHARGE command until <sup>t</sup>RAS (MIN) has been satisfied.
- 33. When operating in DLL disable mode, the greater of 4CK or 15ns is satisfied for <sup>t</sup>WR.
- 34. The start of the write recovery time is defined as follows:
  - For BL8 (fixed by MRS or OTF): Rising clock edge four clock cycles after WL
  - For BC4 (OTF): Rising clock edge four clock cycles after WL
  - For BC4 (fixed by MRS): Rising clock edge two clock cycles after WL
- 35. RESET# should be LOW as soon as power starts to ramp to ensure the outputs are in High-Z. Until RESET# is LOW, the outputs are at risk of driving and could result in excessive current, depending on bus activity.
- 36. The refresh period is 64ms when  $T_C$  is less than or equal to 85°C. This equates to an average refresh rate of 7.8125 $\mu$ s. However, nine REFRESH commands should be asserted at least once every 70.3 $\mu$ s. When  $T_C$  is greater than 85°C, the refresh period is 32ms.
- 37. Although CKE is allowed to be registered LOW after a REFRESH command when <sup>t</sup>REFPDEN (MIN) is satisfied, there are cases where additional time such as <sup>t</sup>XPDLL (MIN) is required.
- 38. ODT turn-on time MIN is when the device leaves High-Z and ODT resistance begins to turn on. ODT turn-on time maximum is when the ODT resistance is fully on. The ODT reference load is shown in Figure 22 (page 58). Designs that were created prior to JEDEC tightening the maximum limit from 9ns to 8.5ns will be allowed to have a 9ns maximum.
- 39. Half-clock output parameters must be derated by the actual <sup>t</sup>ERR10per and <sup>t</sup>JITdty when input clock jitter is present. This results in each parameter becoming larger. The parameters <sup>t</sup>ADC (MIN) and <sup>t</sup>AOF (MIN) are each required to be derated by subtracting both <sup>t</sup>ERR10per (MAX) and <sup>t</sup>JITdty (MAX). The parameters <sup>t</sup>ADC (MAX) and <sup>t</sup>AOF (MAX) are required to be derated by subtracting both <sup>t</sup>ERR10per (MAX) and <sup>t</sup>JITdty (MAX).
- 40. ODT turn-off time minimum is when the device starts to turn off ODT resistance. ODT turn-off time maximum is when the DRAM buffer is in High-Z. The ODT reference load is shown in Figure 22 (page 58). This output load is used for ODT timings (see Figure 29 (page 70)).
- 41. Pulse width of a input signal is defined as the width between the first crossing of V<sub>REF(DC)</sub> and the consecutive crossing of V<sub>REF(DC)</sub>.
- 42. Should the clock rate be larger than <sup>t</sup>RFC (MIN), an AUTO REFRESH command should have at least one NOP command between it and another AUTO REFRESH command. Additionally, if the clock rate is slower than 40ns (25 MHz), all REFRESH commands should be followed by a PRECHARGE ALL command.



- 43. DRAM devices should be evenly addressed when being accessed. Disproportionate accesses to a particular row address may result in a reduction of REFRESH characteristics or product lifetime.
- 44. When two  $V_{IH(AC)}$  values (and two corresponding  $V_{IL(AC)}$  values) are listed for a specific speed bin, the user may choose either value for the input AC level. Whichever value is used, the associated setup time for that AC level must also be used. Additionally, one  $V_{IH(AC)}$  value may be used for address/command inputs and the other  $V_{IH(AC)}$  value may be used for data inputs.

For example, for DDR3-800, two input AC levels are defined:  $V_{IH(AC175),min}$  and  $V_{IH(AC150),min}$  (corresponding  $V_{IL(AC175),min}$  and  $V_{IL(AC150),min}$ ). For DDR3-800, the address/command inputs must use either  $V_{IH(AC175),min}$  with  ${}^tIS(AC175)$  of 200ps or  $V_{IH(AC150),min}$  with  ${}^tIS(AC150)$  of 350ps; independently, the data inputs must use either  $V_{IH(AC175),min}$  with  ${}^tDS(AC175)$  of 75ps or  $V_{IH(AC150),min}$  with  ${}^tDS(AC150)$  of 125ps.

## **Table 56: Electrical Characteristics and AC Operating Conditions for Speed Extensions**

			DDR3	L-1866		
Parameter		Symbol	Min	Мах	Unit	Notes
Clock Timing						
Clock period average: DLL	$T_C = 0$ °C to 85°C	tCK (DLL_DIS)	8	7800	ns	9, 42
disable mode	$T_C = >85^{\circ}C \text{ to } 95^{\circ}C$		8	3900	ns	42
Clock period average: DLL	enable mode	<sup>t</sup> CK (AVG)	•	in Tables for e allowed	ns	10, 11
High pulse width average		<sup>t</sup> CH (AVG)	0.47	0.53	CK	12
Low pulse width average		<sup>t</sup> CL (AVG)	0.47	0.47 0.53		12
Clock period jitter	DLL locked	<sup>t</sup> JITper	-60	60	ps	13
	DLL locking	<sup>t</sup> JITper,lck	-50	50	ps	13
ock absolute period		<sup>t</sup> CK (ABS)	+ <sup>t</sup> JITpe MAX = <sup>t</sup> CK (	(AVG) MIN er MIN; AVG) MAX + r MAX	ps	
Clock absolute high pulse	width	<sup>t</sup> CH (ABS)	0.43	_	<sup>t</sup> CK (AVG)	14
Clock absolute low pulse v	vidth	<sup>t</sup> CL (ABS)	0.43	_	<sup>t</sup> CK (AVG)	15
Cycle-to-cycle jitter	DLL locked	<sup>t</sup> JITcc	12	20	ps	16
	DLL locking	<sup>t</sup> JITcc,lck	10	00	ps	16
Cumulative error across	2 cycles	<sup>t</sup> ERR2per	-88	88	ps	17
	3 cycles	tERR3per	-105	105	ps	17
	4 cycles	<sup>t</sup> ERR4per	-117	117	ps	17
	5 cycles	<sup>t</sup> ERR5per	-126	126	ps	17
	6 cycles	<sup>t</sup> ERR6per	-133	133	ps	17
	7 cycles	tERR7per	-139	139	ps	17
	8 cycles	<sup>t</sup> ERR8per	-145	145	ps	17
	9 cycles	<sup>t</sup> ERR9per	-150	150	ps	17
	10 cycles	<sup>t</sup> ERR10per	-154	154	ps	17
	11 cycles	<sup>t</sup> ERR11per	-158	158	ps	17
	12 cycles	<sup>t</sup> ERR12per	-161	161	ps	17
	n = 13, 14 49, 50 cycles	<sup>t</sup> ERR <i>n</i> per	0.68ln[n]) × <sup>t</sup> ERR <i>n</i> per l	MIN = (1 + <sup>†</sup> JITper MIN  MAX = (1 + <sup>†</sup> JITper MAX	ps	17
DQ Input Timing			,	•		
Data setup time to DQS,	Base (specification) @ 2 V/ns	<sup>t</sup> DS (AC130)	70	_	ps	18, 19
	V <sub>REF</sub> @ 2 V/ns		135	_	ps	19, 20

## **Table 56: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)**

			DDR3	L-1866		
Parameter		Symbol	Min	Max	Unit	Notes
Data hold time from DQS, DQS#	Base (specification) @ 2 V/ns	<sup>t</sup> DH (DC90)	75	-	ps	18, 19
	V <sub>REF</sub> @ 2 V/ns		110	_	ps	19, 20
Minimum data pulse width	1	<sup>t</sup> DIPW	320	-	ps	41
DQ Output Timing				•	•	
DQS, DQS# to DQ skew, pe	r access	<sup>t</sup> DQSQ	_	85	ps	
DQ output hold time from	DQS, DQS#	<sup>t</sup> QH	0.38	_	tCK (AVG)	21
DQ Low-Z time from CK, C	K#	<sup>t</sup> LZDQ	-390	195	ps	22, 23
DQ High-Z time from CK, C	:K#	<sup>t</sup> HZDQ	_	195	ps	22, 23
DQ Strobe Input Timing				•		
DQS, DQS# rising to CK, Ck	(# rising	<sup>t</sup> DQSS	-0.27	0.27	CK	25
DQS, DQS# differential inp	ut low pulse width	<sup>t</sup> DQSL	0.45	0.55	CK	
DQS, DQS# differential inp	ut high pulse width	<sup>t</sup> DQSH	0.45	0.55	CK	
DQS, DQS# falling setup to	CK, CK# rising	<sup>t</sup> DSS	0.18	_	CK	25
DQS, DQS# falling hold fro	m CK, CK# rising	<sup>t</sup> DSH	0.18	_	CK	25
DQS, DQS# differential WR	ITE preamble	<sup>t</sup> WPRE	0.9	_	CK	
DQS, DQS# differential WR	ITE postamble	<sup>t</sup> WPST	0.3	_	CK	
DQ Strobe Output Timin	g			•		
DQS, DQS# rising to/from r	ising CK, CK#	<sup>t</sup> DQSCK	-195	195	ps	23
DQS, DQS# rising to/from r DLL is disabled	ising CK, CK# when	<sup>t</sup> DQSCK (DLL_DIS)	1	10	ns	26
DQS, DQS# differential out	put high time	<sup>t</sup> QSH	0.40	-	CK	21
DQS, DQS# differential out	put low time	<sup>t</sup> QSL	0.40	-	CK	21
DQS, DQS# Low-Z time (RL	- 1)	<sup>t</sup> LZDQS	-390	195	ps	22, 23
DQS, DQS# High-Z time (RI	_ + BL/2)	<sup>t</sup> HZDQS	_	195	ps	22, 23
DQS, DQS# differential REA	AD preamble	<sup>t</sup> RPRE	0.9	Note 24	CK	23, 24
DQS, DQS# differential REA	AD postamble	<sup>t</sup> RPST	0.3	Note 27	CK	23, 27
Command and Address	Timing					
DLL locking time		<sup>t</sup> DLLK	512	-	CK	28
CTRL, CMD, ADDR	Base (specification)	<sup>t</sup> IS	65	_	ps	29, 30, 44
etup to CK,CK# V <sub>REF</sub> @ 1 V/ns		(AC135)	200	_	ps	20, 30
CTRL, CMD, ADDR	Base (specification)	<sup>t</sup> IS	150	-	ps	29, 30, 44
setup to CK,CK#	V <sub>REF</sub> @ 1 V/ns	(AC125)	275	-	ps	20, 30
CTRL, CMD, ADDR hold	Base (specification)	<sup>t</sup> IH	110	-	ps	29, 30
from CK,CK#	V <sub>REF</sub> @ 1 V/ns	(DC90)	200	_	ps	20, 30
Minimum CTRL, CMD, ADD	R pulse width	<sup>t</sup> IPW	535	_	ps	41



## **Table 56: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)**

			DDR3	L-1866		
Parameter		Symbol	Min	Мах	Unit	Notes
ACTIVATE to internal READ	or WRITE delay	<sup>t</sup> RCD		in Tables for CD	ns	31
PRECHARGE command perio	od	<sup>t</sup> RP		in Tables for RP	ns	31
ACTIVATE-to-PRECHARGE co	ommand period	<sup>t</sup> RAS		in Tables for AS	ns	31, 32
ACTIVATE-to-ACTIVATE com	nmand period	<sup>t</sup> RC		in Tables for RC	ns	31, 43
ACTIVATE-to-ACTIVATE minimum command period	1KB page size	<sup>t</sup> RRD		er of 4CK or ns	CK	31
	2KB page size		_	er of 4CK or ns	CK	31
Four ACTIVATE	1KB page size	<sup>t</sup> FAW	27	_	ns	31
windows	2KB page size		35	_	ns	31
Write recovery time		<sup>t</sup> WR	MIN = 15ns;	MAX = N/A	ns	31, 32, 33
Delay from start of internal internal READ command	<sup>t</sup> WTR		er of 4CK or AX = N/A	CK	31, 34	
READ-to-PRECHARGE time		<sup>t</sup> RTP		er of 4CK or AX = N/A	CK	31, 32
CAS#-to-CAS# command de	lay	<sup>t</sup> CCD	MIN = 4CK;	MAX = N/A	CK	
Auto precharge write recov	ery + precharge time	<sup>t</sup> DAL		RP/tCK (AVG); = N/A	CK	
MODE REGISTER SET comma	and cycle time	<sup>t</sup> MRD	MIN = 4CK;	MAX = N/A	CK	
MODE REGISTER SET comma	and update delay	<sup>t</sup> MOD		er of 12CK or AX = N/A	CK	
MULTIPURPOSE REGISTER R mode register set for multip		<sup>t</sup> MPRR	MIN = 1CK;	MAX = N/A	CK	
Calibration Timing						
ZQCL command: Long cali- bration time	POWER-UP and RE- SET operation	<sup>t</sup> ZQinit	MAX = MA	= N/A AX(512nCK, Ons)	CK	
	Normal operation	<sup>t</sup> ZQoper	MIN = N/A MAX = MAX(256nCK, 320ns)		CK	
ZQCS command: Short calib	ration time	MAX = N	MIN = N/A MAX(64nCK, 80r	ns) <sup>t</sup> ZQCS	CK	
Initialization and Reset T	iming					•
Exit reset from CKE HIGH to	a valid command	<sup>t</sup> XPR	_	er of 5CK or ; MAX = N/A	CK	



## **Table 56: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)**

			DDR3	L-1866		
Parameter		Symbol	Min	Max	Unit	Notes
Begin power supply ram ble	p to power supplies sta-	<sup>t</sup> VDDPR	MIN = N/A;	MAX = 200	ms	
RESET# LOW to power s	upplies stable	<sup>t</sup> RPS	MIN = 0; N	MAX = 200	ms	
RESET# LOW to I/O and	R <sub>TT</sub> High-Z	<sup>t</sup> IOZ	MIN = N/A	; MAX = 20	ns	35
Refresh Timing		1	1	<u> </u>		
REFRESH-to-ACTIVATE o	r REFRESH	<sup>t</sup> RFC – 1Gb	MIN = 110; N	ЛАX = 70,200	ns	
command period		<sup>t</sup> RFC – 2Gb	MIN = 160; N	ЛАX = 70,200	ns	
		<sup>t</sup> RFC – 4Gb	MIN = 260; N	ЛАX = 70,200	ns	
		<sup>t</sup> RFC – 8Gb	-	ЛАX = 70,200	ns	
Maximum refresh	T <sub>C</sub> ≤ 85°C	_	-	(1X)	ms	36
period	T <sub>C</sub> > 85°C	-	-	(2X)	ms	36
Maximum average	T <sub>C</sub> ≤ 85°C	<sup>t</sup> REFI	-	ns/8192)	μs	36
periodic refresh	T <sub>C</sub> > 85°C	-	-	ns/8192)	μs	36
Self Refresh Timing				,	<u> </u>	
Exit self refresh to comn	nands not requiring a	<sup>t</sup> XS		ter of 5CK or ; MAX = N/A	CK	
Exit self refresh to comn	nands requiring a	<sup>t</sup> XSDLL	MIN = <sup>t</sup> DI	LLK (MIN); = N/A	CK	28
Minimum CKE low pulse entry to self refresh exit		<sup>t</sup> CKESR		(MIN) + CK; = N/A	CK	
Valid clocks after self red down entry	fresh entry or power-	<sup>t</sup> CKSRE		ter of 5CK or AX = N/A	CK	
Valid clocks before self r power-down exit, or res	•	<sup>t</sup> CKSRX		ter of 5CK or AX = N/A	CK	
Power-Down Timing		1	1	<u> </u>		
CKE MIN pulse width		tCKE (MIN)	Greater of	3CK or 5ns	CK	
Command pass disable o	lelay	<sup>t</sup> CPDED		I = 2; = N/A	CK	
Power-down entry to po	ower-down exit timing	<sup>t</sup> PD		KE (MIN); 9 × <sup>t</sup> REFI	CK	
Begin power-down peri registered HIGH	od prior to CKE	<sup>t</sup> ANPD	WL -	- 1CK	CK	
Power-down entry perio synchronous or asynchro		PDE	Greater of <sup>t</sup> ANPD or <sup>t</sup> RFC - REFRESH command to CKE LOW time		CK	
Power-down exit period synchronous or asynchro		PDX	<sup>t</sup> ANPD -	+ <sup>t</sup> XPDLL	CK	
Power-Down Entry M	nimum Timing		<u> </u>			
ACTIVATE command to	power-down entry	<sup>t</sup> ACTPDEN	MIN	J = 2	CK	



## **Table 56: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)**

Notes 1–8 apply to the entir	e table			1.4000		
				L-1866		
Parameter		Symbol	Min	Max	Unit	Notes
PRECHARGE/PRECHARGE A power-down entry		<sup>t</sup> PRPDEN	MIN	I = 2	CK	
REFRESH command to pow	er-down entry	<sup>t</sup> REFPDEN	MIN	I = 2	CK	37
MRS command to power-do	own entry	<sup>t</sup> MRSPDEN	MIN = <sup>t</sup> M	OD (MIN)	CK	
READ/READ with auto prec power-down entry	harge command to	<sup>t</sup> RDPDEN	MIN = R	L + 4 + 1	CK	
WRITE command to pow- er-down entry	BL8 (OTF, MRS) BC4OTF	<sup>t</sup> WRPDEN		VL + 4 + K (AVG)	CK	
	BC4MRS	<sup>t</sup> WRPDEN	MIN = WL + 2 + tWR/tCK (AVG)		CK	
WRITE with auto pre- charge command to pow-	BL8 (OTF, MRS) BC4OTF	<sup>t</sup> WRAPDEN	MIN = WL +	- 4 + WR + 1	CK	
er-down entry	Beninits		MIN = WL +	- 2 + WR + 1	CK	
Power-Down Exit Timing		'	,		<b>'</b>	
DLL on, any valid command commands not requiring lo		<sup>t</sup> XP	6r	er of 3CK or ns; = N/A	CK	
Precharge power-down wit commands requiring a lock		<sup>t</sup> XPDLL		er of 10CK or AX = N/A	CK	28
ODT Timing						
R <sub>TT</sub> synchronous turn-on de	elay	ODTL on	CWL + A	AL - 2CK	CK	38
R <sub>TT</sub> synchronous turn-off de	elay	ODTL off	CWL + A	AL - 2CK	CK	40
$R_{TT}$ turn-on from ODTL on $\circ$	reference	<sup>t</sup> AON	-195	195	ps	23, 38
$R_{\mbox{\scriptsize TT}}$ turn-off from ODTL off	reference	<sup>t</sup> AOF	0.3	0.7	CK	39, 40
Asynchronous R <sub>TT</sub> turn-on ( (power-down with DLL off)	-	<sup>t</sup> AONPD	MIN = 2; I	MAX = 8.5	ns	38
Asynchronous R <sub>TT</sub> turn-off (power-down with DLL off)	-	<sup>t</sup> AOFPD	MIN = 2; I	MAX = 8.5	ns	40
ODT HIGH time with WRITE	command and BL8	ODTH8	MIN = 6; N	MAX = N/A	CK	
ODT HIGH time without WI WRITE command and BC4	RITE command or with	ODTH4	MIN = 4; N	MAX = N/A	CK	
Dynamic ODT Timing						'
R <sub>TT,nom</sub> -to-R <sub>TT(WR)</sub> change sk	cew	ODTLcnw	WL -	· 2CK	CK	
R <sub>TT(WR)</sub> -to-R <sub>TT,nom</sub> change sk	cew - BC4	ODTLcwn4	4CK + ODTLoff		CK	
R <sub>TT(WR)</sub> -to-R <sub>TT,nom</sub> change sk	cew - BL8	ODTLcwn8	6CK + ODTLoff		CK	
R <sub>TT</sub> dynamic change skew		<sup>t</sup> ADC	0.3	0.7	CK	39
Write Leveling Timing			·	·		•
First DQS, DQS# rising edge	st DQS, DQS# rising edge			_	CK	
DQS, DQS# delay		<sup>t</sup> WLDQSEN	25	_	CK	



#### Table 56: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)

Notes 1-8 apply to the entire table

		DDR3	L-1866		
Parameter	Symbol	Min	Max	Unit	Notes
Write leveling setup from rising CK, CK# crossing to rising DQS, DQS# crossing	<sup>t</sup> WLS	140	-	ps	
Write leveling hold from rising DQS, DQS# crossing to rising CK, CK# crossing	tWLH	140	_	ps	
Write leveling output delay	tWLO	0	7.5	ns	
Write leveling output error	tWLOE	0	2	ns	

Notes

- 1. AC timing parameters are valid from specified T<sub>C</sub> MIN to T<sub>C</sub> MAX values.
- 2. All voltages are referenced to V<sub>SS</sub>.
- 3. Output timings are only valid for  $R_{ON34}$  output buffer selection.
- The unit <sup>t</sup>CK (AVG) represents the actual <sup>t</sup>CK (AVG) of the input clock under operation.
   The unit CK represents one clock cycle of the input clock, counting the actual clock edges.
- 5. AC timing and I<sub>DD</sub> tests may use a V<sub>IL</sub>-to-V<sub>IH</sub> swing of up to 900mV in the test environment, but input timing is still referenced to V<sub>REF</sub> (except <sup>t</sup>IS, <sup>t</sup>IH, <sup>t</sup>DS, and <sup>t</sup>DH use the AC/DC trip points and CK, CK# and DQS, DQS# use their crossing points). The minimum slew rate for the input signals used to test the device is 1 V/ns for single-ended inputs (DQs are at 2V/ns for DDR3-1866 and DDR3-2133) and 2 V/ns for differential inputs in the range between V<sub>IL(AC)</sub> and V<sub>IH(AC)</sub>.
- 6. All timings that use time-based values (ns, μs, ms) should use <sup>t</sup>CK (AVG) to determine the correct number of clocks (Table 56 (page 87) uses CK or <sup>t</sup>CK [AVG] interchangeably). In the case of noninteger results, all minimum limits are to be rounded up to the nearest whole integer, and all maximum limits are to be rounded down to the nearest whole integer.
- 7. Strobe or DQSdiff refers to the DQS and DQS# differential crossing point when DQS is the rising edge. Clock or CK refers to the CK and CK# differential crossing point when CK is the rising edge.
- 8. This output load is used for all AC timing (except ODT reference timing) and slew rates. The actual test load may be different. The output signal voltage reference point is V<sub>DDQ</sub>/2 for single-ended signals and the crossing point for differential signals (see Figure 28 (page 69)).
- 9. When operating in DLL disable mode, Micron does not warrant compliance with normal mode timings or functionality.
- 10. The clock's <sup>t</sup>CK (AVG) is the average clock over any 200 consecutive clocks and <sup>t</sup>CK (AVG) MIN is the smallest clock rate allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.
- 11. Spread spectrum is not included in the jitter specification values. However, the input clock can accommodate spread-spectrum at a sweep rate in the range of 20–60 kHz with an additional 1% of <sup>t</sup>CK (AVG) as a long-term jitter component; however, the spread spectrum may not use a clock rate below <sup>t</sup>CK (AVG) MIN.
- 12. The clock's <sup>t</sup>CH (AVG) and <sup>t</sup>CL (AVG) are the average half clock period over any 200 consecutive clocks and is the smallest clock half period allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.
- 13. The period jitter (<sup>t</sup>JITper) is the maximum deviation in the clock period from the average or nominal clock. It is allowed in either the positive or negative direction.



- 14. <sup>t</sup>CH (ABS) is the absolute instantaneous clock high pulse width as measured from one rising edge to the following falling edge.
- 15. <sup>t</sup>CL (ABS) is the absolute instantaneous clock low pulse width as measured from one falling edge to the following rising edge.
- 16. The cycle-to-cycle jitter <sup>t</sup>JITcc is the amount the clock period can deviate from one cycle to the next. It is important to keep cycle-to-cycle jitter at a minimum during the DLL locking time.
- 17. The cumulative jitter error <sup>t</sup>ERRnper, where *n* is the number of clocks between 2 and 50, is the amount of clock time allowed to accumulate consecutively away from the average clock over *n* number of clock cycles.
- 18. <sup>t</sup>DS (base) and <sup>t</sup>DH (base) values are for a single-ended 1 V/ns slew rate DQs (DQs are at 2V/ns for DDR3-1866 and DDR3-2133) and 2 V/ns slew rate differential DQS, DQS#; when DQ single-ended slew rate is 2V/ns, the DQS differential slew rate is 4V/ns.
- 19. These parameters are measured from a data signal (DM, DQ0, DQ1, and so forth) transition edge to its respective data strobe signal (DQS, DQS#) crossing.
- 20. The setup and hold times are listed converting the base specification values (to which derating tables apply) to  $V_{REF}$  when the slew rate is 1 V/ns (DQs are at 2V/ns for DDR3-1866 and DDR3-2133). These values, with a slew rate of 1 V/ns (DQs are at 2V/ns for DDR3-1866 and DDR3-2133), are for reference only.
- 21. When the device is operated with input clock jitter, this parameter needs to be derated by the actual <sup>t</sup>JITper (larger of <sup>t</sup>JITper (MIN) or <sup>t</sup>JITper (MAX) of the input clock (output deratings are relative to the SDRAM input clock).
- 22. Single-ended signal parameter.
- 23. The DRAM output timing is aligned to the nominal or average clock. Most output parameters must be derated by the actual jitter error when input clock jitter is present, even when within specification. This results in each parameter becoming larger. The following parameters are required to be derated by subtracting <sup>t</sup>ERR10per (MAX): <sup>t</sup>DQSCK (MIN), <sup>t</sup>LZDQS (MIN), <sup>t</sup>LZDQ (MIN), and <sup>t</sup>AON (MIN). The following parameters are required to be derated by subtracting <sup>t</sup>ERR10per (MIN): <sup>t</sup>DQSCK (MAX), <sup>t</sup>HZ (MAX), <sup>t</sup>LZDQS (MAX), and <sup>t</sup>AON (MAX). The parameter <sup>t</sup>RPRE (MIN) is derated by subtracting <sup>t</sup>JITper (MAX), while <sup>t</sup>RPRE (MAX) is derated by subtracting <sup>t</sup>JITper (MIN).
- 24. The maximum preamble is bound by <sup>t</sup>LZDQS (MAX).
- 25. These parameters are measured from a data strobe signal (DQS, DQS#) crossing to its respective clock signal (CK, CK#) crossing. The specification values are not affected by the amount of clock jitter applied, as these are relative to the clock signal crossing. These parameters should be met whether clock jitter is present.
- 26. The <sup>t</sup>DQSCK (DLL\_DIS) parameter begins CL + AL 1 cycles after the READ command.
- 27. The maximum postamble is bound by <sup>t</sup>HZDQS (MAX).
- 28. Commands requiring a locked DLL are: READ (and RDAP) and synchronous ODT commands. In addition, after any change of latency <sup>t</sup>XPDLL, timing must be met.
- 29. <sup>t</sup>IS (base) and <sup>t</sup>IH (base) values are for a single-ended 1 V/ns control/command/address slew rate and 2 V/ns CK, CK# differential slew rate.
- 30. These parameters are measured from a command/address signal transition edge to its respective clock (CK, CK#) signal crossing. The specification values are not affected by the amount of clock jitter applied as the setup and hold times are relative to the clock signal crossing that latches the command/address. These parameters should be met whether clock jitter is present.
- 31. For these parameters, the DDR3 SDRAM device supports  ${}^{t}nPARAM$  (nCK) = RU( ${}^{t}PARAM$  [ns]/ ${}^{t}CK[AVG]$  [ns]), assuming all input clock jitter specifications are satisfied. For example, the device will support  ${}^{t}nRP$  (nCK) = RU( ${}^{t}RP/{}^{t}CK[AVG]$ ) if all input clock jitter specifications are met. This means that for DDR3-800 6-6-6, of which  ${}^{t}RP$  = 5ns, the device will support  ${}^{t}nRP$  = RU( ${}^{t}RP/{}^{t}CK[AVG]$ ) = 6 as long as the input clock jitter specifications are met. That is, the PRECHARGE command at T0 and the ACTIVATE command at T0 + 6 are valid even if six clocks are less than 15ns due to input clock jitter.



- 32. During READs and WRITEs with auto precharge, the DDR3 SDRAM will hold off the internal PRECHARGE command until <sup>t</sup>RAS (MIN) has been satisfied.
- 33. When operating in DLL disable mode, the greater of 4CK or 15ns is satisfied for <sup>t</sup>WR.
- 34. The start of the write recovery time is defined as follows:
  - For BL8 (fixed by MRS or OTF): Rising clock edge four clock cycles after WL
  - For BC4 (OTF): Rising clock edge four clock cycles after WL
  - For BC4 (fixed by MRS): Rising clock edge two clock cycles after WL
- 35. RESET# should be LOW as soon as power starts to ramp to ensure the outputs are in High-Z. Until RESET# is LOW, the outputs are at risk of driving and could result in excessive current, depending on bus activity.
- 36. The refresh period is 64ms when  $T_C$  is less than or equal to 85°C. This equates to an average refresh rate of 7.8125 $\mu$ s. However, nine REFRESH commands should be asserted at least once every 70.3 $\mu$ s. When  $T_C$  is greater than 85°C, the refresh period is 32ms.
- 37. Although CKE is allowed to be registered LOW after a REFRESH command when <sup>t</sup>REFPDEN (MIN) is satisfied, there are cases where additional time such as <sup>t</sup>XPDLL (MIN) is required.
- 38. ODT turn-on time MIN is when the device leaves High-Z and ODT resistance begins to turn on. ODT turn-on time maximum is when the ODT resistance is fully on. The ODT reference load is shown in Figure 22 (page 58). Designs that were created prior to JEDEC tightening the maximum limit from 9ns to 8.5ns will be allowed to have a 9ns maximum
- 39. Half-clock output parameters must be derated by the actual <sup>t</sup>ERR10per and <sup>t</sup>JITdty when input clock jitter is present. This results in each parameter becoming larger. The parameters <sup>t</sup>ADC (MIN) and <sup>t</sup>AOF (MIN) are each required to be derated by subtracting both <sup>t</sup>ERR10per (MAX) and <sup>t</sup>JITdty (MAX). The parameters <sup>t</sup>ADC (MAX) and <sup>t</sup>AOF (MAX) are required to be derated by subtracting both <sup>t</sup>ERR10per (MAX) and <sup>t</sup>JITdty (MAX).
- 40. ODT turn-off time minimum is when the device starts to turn off ODT resistance. ODT turn-off time maximum is when the DRAM buffer is in High-Z. The ODT reference load is shown in Figure 22 (page 58). This output load is used for ODT timings (see Figure 29 (page 70)).
- 41. Pulse width of a input signal is defined as the width between the first crossing of V<sub>REF(DC)</sub> and the consecutive crossing of V<sub>REF(DC)</sub>.
- 42. Should the clock rate be larger than <sup>t</sup>RFC (MIN), an AUTO REFRESH command should have at least one NOP command between it and another AUTO REFRESH command. Additionally, if the clock rate is slower than 40ns (25 MHz), all REFRESH commands should be followed by a PRECHARGE ALL command.
- 43. DRAM devices should be evenly addressed when being accessed. Disproportionate accesses to a particular row address may result in a reduction of REFRESH characteristics or product lifetime.
- 44. When two  $V_{IH(AC)}$  values (and two corresponding  $V_{IL(AC)}$  values) are listed for a specific speed bin, the user may choose either value for the input AC level. Whichever value is used, the associated setup time for that AC level must also be used. Additionally, one  $V_{IH(AC)}$  value may be used for address/command inputs and the other  $V_{IH(AC)}$  value may be used for data inputs.

For example, for DDR3-800, two input AC levels are defined:  $V_{IH(AC175),min}$  and  $V_{IH(AC150),min}$  (corresponding  $V_{IL(AC175),min}$  and  $V_{IL(AC150),min}$ ). For DDR3-800, the address/command inputs must use either  $V_{IH(AC175),min}$  with  ${}^tIS(AC175)$  of 200ps or  $V_{IH(AC150),min}$  with  ${}^tIS(AC150)$  of 350ps; independently, the data inputs must use either  $V_{IH(AC175),min}$  with  ${}^tDS(AC175)$  of 75ps or  $V_{IH(AC150),min}$  with  ${}^tDS(AC150)$  of 125ps.



## **Command and Address Setup, Hold, and Derating**

The total  ${}^{t}IS$  (setup time) and  ${}^{t}IH$  (hold time) required is calculated by adding the data sheet  ${}^{t}IS$  (base) and  ${}^{t}IH$  (base) values (see Table 57; values come from Table 55 (page 77)) to the  $\Delta^{t}IS$  and  $\Delta^{t}IH$  derating values (see Table 58 (page 96), Table 59 (page 96) or Table 60 (page 97)) respectively. Example:  ${}^{t}IS$  (total setup time) =  ${}^{t}IS$  (base) +  $\Delta^{t}IS$ . For a valid transition, the input signal has to remain above/below  $V_{IH(AC)}/V_{IL(AC)}$  for some time  ${}^{t}VAC$  (see Table 61 (page 97)).

Although the total setup time for slow slew rates might be negative (for example, a valid input signal will not have reached  $V_{\rm IH(AC)}/V_{\rm IL(AC)}$  at the time of the rising clock transition), a valid input signal is still required to complete the transition and to reach  $V_{\rm IH(AC)}/V_{\rm IL(AC)}$  (see Figure 13 (page 48) for input signal requirements). For slew rates that fall between the values listed in Table 58 (page 96) and Table 60 (page 97), the derating values may be obtained by linear interpolation.

Setup ( ${}^{t}$ IS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IH(AC)min}$ . Setup ( ${}^{t}$ IS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IL(AC)max}$ . If the actual signal is always earlier than the nominal slew rate line between the shaded  $V_{REF(DC)}$ -to-AC region, use the nominal slew rate for derating value (see Figure 32 (page 98)). If the actual signal is later than the nominal slew rate line anywhere between the shaded  $V_{REF(DC)}$ -to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for derating value (see Figure 34 (page 100)).

Hold ( ${}^{t}IH$ ) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(DC)max}$  and the first crossing of  $V_{REF(DC)}$ . Hold ( ${}^{t}IH$ ) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(DC)min}$  and the first crossing of  $V_{REF(DC)}$ . If the actual signal is always later than the nominal slew rate line between the shaded DC-to- $V_{REF(DC)}$  region, use the nominal slew rate for derating value (see Figure 33 (page 99)). If the actual signal is earlier than the nominal slew rate line anywhere between the shaded DC-to- $V_{REF(DC)}$  region, the slew rate of a tangent line to the actual signal from the DC level to the  $V_{REF(DC)}$  level is used for derating value (see Figure 35 (page 101)).



Table 57: DDR3L Command and Address Setup and Hold Values 1 V/ns Referenced - AC/DC-Based

Symbol	800	1066	1333	1600	1866	Unit	Reference
<sup>t</sup> IS(base, AC160)	215	140	80	60	-	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
<sup>t</sup> IS(base, AC135)	365	290	205	185	65	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
<sup>t</sup> IS(base, AC125)	_	_	_	_	150	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
<sup>t</sup> IH(base, DC90)	285	210	150	130	110	ps	V <sub>IH(DC)</sub> /V <sub>IL(DC)</sub>

Table 58: DDR3L-800/1066/1333/1600 Derating Values <sup>t</sup>IS/<sup>t</sup>IH - AC160/DC90-Based

	$\Delta^{ m t}$ IS, $\Delta^{ m t}$ IH Derating (ps) – AC/DC-Based															
CMD/ADDR						CK,	, CK# I	Differe	ntial S	Slew R	ate					
Slew Rate	4.0	V/ns	3.0	V/ns	2.0 V/ns		1.8	V/ns	1.6	V/ns	1.4 V/ns		1.2 V/ns		1.0 V/ns	
V/ns	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH
2.0	80	45	80	45	80	45	88	53	96	61	104	69	112	79	120	95
1.5	53	30	53	30	53	30	61	38	69	46	77	54	85	64	93	80
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	-1	-3	-1	-3	-1	-3	7	5	15	13	23	21	31	31	39	47
0.8	-3	-8	-3	-8	-3	-8	5	1	13	9	21	17	29	27	37	43
0.7	-5	-13	-5	-13	-5	-13	3	-5	11	3	19	11	27	21	35	37
0.6	-8	-20	-8	-20	-8	-20	0	-12	8	-4	16	4	24	14	32	30
0.5	-20	-30	-20	-30	-20	-30	-12	-22	-4	-14	4	-6	12	4	20	20
0.4	-40	-45	-40	-45	-40	-45	-32	-37	-24	-29	-16	-21	-8	-11	0	5

Table 59: DDR3L-800/1066/1333/1600 Derating Values for tIS/tIH - AC135/DC90-Based

	$\Delta^{t}$ IS, $\Delta^{t}$ IH Derating (ps) – AC/DC-Based															
CMD/ADDR						CK,	, CK# [	Differe	ntial S	lew R	ate					
Slew Rate	4.0	V/ns	3.0	V/ns	2.0 V/ns		1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0 V/ns	
V/ns	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH
2.0	68	45	68	45	68	45	76	53	84	61	92	69	100	79	108	95
1.5	45	30	45	30	45	30	53	38	61	46	69	54	77	64	85	80
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	2	-3	2	-3	2	-3	10	5	18	13	26	21	34	31	42	47
0.8	3	-8	3	-8	3	-8	11	1	19	9	27	17	35	27	43	43
0.7	6	-13	6	-13	6	-13	14	-5	22	3	30	11	38	21	46	37
0.6	9	-20	9	-20	9	-20	17	-12	25	-4	33	4	41	14	49	30
0.5	5	-30	5	-30	5	-30	13	-22	21	-14	29	-6	37	4	45	20
0.4	-3	-45	-3	-45	-3	-45	6	-37	14	-29	22	-21	30	-11	38	5



### Table 60: DDR3L-1866 Derating Values for tIS/tIH - AC125/DC90-Based

	$\Delta^{t}$ IS, $\Delta^{t}$ IH Derating (ps) – AC/DC-Based															
CMD/ADDR						CK	, CK# [	Differe	ntial S	Slew R	ate					
Slew Rate	4.0	V/ns	3.0	V/ns	2.0 V/ns		1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0 V/ns	
V/ns	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH
2.0	63	45	63	45	63	45	71	53	79	61	87	69	95	79	103	95
1.5	42	30	42	30	42	30	50	38	58	46	66	54	74	64	82	80
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	3	-3	3	-3	3	-3	11	5	19	13	27	21	35	31	43	47
0.8	6	-8	6	-8	6	-8	14	1	22	9	30	17	38	27	46	43
0.7	10	-13	10	-13	10	-13	18	-5	26	3	34	11	42	21	50	37
0.6	16	-20	16	-20	16	-20	24	-12	32	-4	40	4	48	14	56	30
0.5	15	-30	15	-30	15	-30	23	-22	31	-14	39	-6	47	4	55	20
0.4	13	-45	13	-45	13	-45	21	-37	29	-29	37	-21	45	-11	53	5


Table 61: DDR3L Minimum Required Time  $^{\rm t}$ VAC Above  ${\rm V_{IH(AC)}}$  (Below  ${\rm V_{IL[AC]}}$ ) for Valid ADD/CMD Transition

	DDR3L-800/10	066/1333/1600	DDR3	L-1866
Slew Rate (V/ns)	<sup>t</sup> VAC at 160mV (ps)	<sup>t</sup> VAC at 135mV (ps)	<sup>t</sup> VAC at 135mV (ps)	<sup>t</sup> VAC at 125mV (ps)
>2.0	200	213	200	205
2.0	200	213	200	205
1.5	173	190	178	184
1.0	120	145	133	143
0.9	102	130	118	129
0.8	80	111	99	111
0.7	51	87	75	89
0.6	13	55	43	59
0.5	Note 1	10	Note 1	18
<0.5	Note 1	10	Note 1	18

Note: 1. Rising input signal shall become equal to or greater than  $V_{IH(AC)}$  level and Falling input signal shall become equal to or less than  $V_{IL(AC)}$  level.




Figure 32: Nominal Slew Rate and <sup>t</sup>VAC for <sup>t</sup>IS (Command and Address - Clock)



Note: 1. The clock and the strobe are drawn on different time scales.




Figure 33: Nominal Slew Rate for <sup>t</sup>IH (Command and Address – Clock)



Note: 1. The clock and the strobe are drawn on different time scales.




Figure 34: Tangent Line for <sup>t</sup>IS (Command and Address – Clock)



Note: 1. The clock and the strobe are drawn on different time scales.



Figure 35: Tangent Line for <sup>t</sup>IH (Command and Address – Clock)



Note: 1. The clock and the strobe are drawn on different time scales.



## Data Setup, Hold, and Derating

The total  ${}^t\!DS$  (setup time) and  ${}^t\!DH$  (hold time) required is calculated by adding the data sheet  ${}^t\!DS$  (base) and  ${}^t\!DH$  (base) values (see Table 62 (page 103); values come from Table 55 (page 77)) to the  $\Delta^t\!DS$  and  $\Delta^t\!DH$  derating values (see Table 63 (page 103)), Table 64 (page 103)) or Table 64 (page 103)) respectively. Example:  ${}^t\!DS$  (total setup time) =  ${}^t\!DS$  (base) +  $\Delta^t\!DS$ . For a valid transition, the input signal has to remain above/below  $V_{IH(AC)}/V_{IL(AC)}$  for some time  ${}^t\!V\!AC$  (see Table 66 (page 105)).

Although the total setup time for slow slew rates might be negative (for example, a valid input signal will not have reached  $V_{\rm IH(AC)}/V_{\rm IL(AC)}$ ) at the time of the rising clock transition), a valid input signal is still required to complete the transition and to reach  $V_{\rm IH}/V_{\rm IL(AC)}$ . For slew rates that fall between the values listed in Table 63 (page 103)), Table 64 (page 103)) or Table 64 (page 103), the derating values may obtained by linear interpolation.

Setup ( ${}^{t}DS$ ) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IH(AC)min}$ . Setup ( ${}^{t}DS$ ) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IL(AC)max}$ . If the actual signal is always earlier than the nominal slew rate line between the shaded  $V_{REF(DC)}$ -to-AC region, use the nominal slew rate for derating value (see Figure 36 (page 106)). If the actual signal is later than the nominal slew rate line anywhere between the shaded  $V_{REF(DC)}$ -to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for derating value (see Figure 38 (page 108)).

Hold ( ${}^{t}DH$ ) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(DC)max}$  and the first crossing of  $V_{REF(DC)}$ . Hold ( ${}^{t}DH$ ) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(DC)min}$  and the first crossing of  $V_{REF(DC)}$ . If the actual signal is always later than the nominal slew rate line between the shaded DC-to- $V_{REF(DC)}$  region, use the nominal slew rate for derating value (see Figure 37 (page 107)). If the actual signal is earlier than the nominal slew rate line anywhere between the shaded DC-to- $V_{REF(DC)}$  region, the slew rate of a tangent line to the actual signal from the DC-to- $V_{REF(DC)}$  region is used for derating value (see Figure 39 (page 109)).



Table 62: DDR3L Data Setup and Hold Values at 1 V/ns (DQS, DQS# at 2 V/ns) - AC/DC-Based

Symbol	800	1066	1333	1600	1866	Unit	Reference
<sup>t</sup> DS (base) AC160	90	40	_	_	_	ps	$V_{IH(AC)}/V_{IL(AC)}$
<sup>t</sup> DS (base) AC135	140	90	45	25	-	ps	
<sup>t</sup> DS (base) AC130	-	-	-	-	70	ps	
<sup>t</sup> DH (base) DC90	160	110	75	55	-	ps	
<sup>t</sup> DH (base) DC90	-	-	-	-	75	ps	
Slew Rate Referenced	1	1	1	1	2	V/ns	

Table 63: DDR3L Derating Values for <sup>t</sup>DS/<sup>t</sup>DH - AC160/DC90-Based

	$\Delta^{ m t}$ DS, $\Delta^{ m t}$ DH Derating (ps) – AC/DC-Based															
						DQS	, DQS#	Diffe	rential	Slew	Rate					
DQ Slew	4.0	V/ns	3.0	V/ns	2.0	2.0 V/ns 1		1.8 V/ns 1.6		1.6 V/ns		V/ns	1.2 V/ns		1.0 V/ns	
Rate V/ns	Δ <sup>t</sup> DS	$\Delta^t$ DH	Δ <sup>t</sup> DS	$\Delta^t$ DH	Δ <sup>t</sup> DS	$\Delta^{t}DH$	Δ <sup>t</sup> DS	Δ <sup>t</sup> DH	Δ <sup>t</sup> DS	Δ <sup>t</sup> DH	$\Delta^{t}$ DS	Δ <sup>t</sup> DH	Δ <sup>t</sup> DS	$\Delta^t$ DH	Δ <sup>t</sup> DS	$\Delta^t$ DH
2.0	80	45	80	45	80	45										
1.5	53	30	53	30	53	30	61	38								
1.0	0	0	0	0	0	0	8	8	16	16						
0.9			-1	-3	-1	-3	7	5	15	13	23	21				
0.8					-3	-8	5	1	13	9	21	17	29	27		
0.7							-3	-5	11	3	19	11	27	21	35	37
0.6									8	-4	16	4	24	14	32	30
0.5											4	6	12	4	20	20
0.4													-8	-11	0	5

Table 64: DDR3L Derating Values for <sup>t</sup>DS/<sup>t</sup>DH - AC135/DC100-Based

	$\Delta^{t}$ DS, $\Delta^{t}$ DH Derating (ps) – AC/DC-Based															
	DQS, DQS# Differential Slew Rate															
DQ Slew	4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
Rate V/ns	Δ <sup>t</sup> DS	Δ <sup>t</sup> DH	Δ <sup>t</sup> DS	Δ <sup>t</sup> DH	Δ <sup>t</sup> DS	$\Delta^{t}DH$	Δ <sup>t</sup> DS	Δ <sup>t</sup> DH	Δ <sup>t</sup> DS	Δ <sup>t</sup> DH	$\Delta^{t}$ DS	$\Delta^t$ DH	Δ <sup>t</sup> DS	$\Delta^t DH$	Δ <sup>t</sup> DS	$\Delta^{t}DH$
2.0	68	45	68	45	68	45										
1.5	45	30	45	30	45	30	53	38								
1.0	0	0	0	0	0	0	8	8	16	16						
0.9			2	-3	2	-3	10	5	18	13	26	21				
0.8					3	-8	11	1	19	9	27	17	35	27		
0.7							14	-5	22	3	30	11	38	21	46	37
0.6									25	-4	33	4	41	14	49	30
0.5											39	-6	37	4	45	20
0.4													30	-11	38	5

# Micro

## Table 65: DDR3L Derating Values for <sup>t</sup>DS/<sup>t</sup>DH - AC130/DC100-Based at 2V/ns

Shaded cells indicate slew rate combinations not supported

	$\Delta^{t}$ DS, $\Delta^{t}$ DH Derating (ps) – AC/DC-Based																							
/ns	DQS, DQS# Differential Slew Rate																							
V	8.0 V/ns 7.0 V/ns		6.0 V/ns		5.0 V/ns		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns			
Slew Rate V/ns																								
o Na																								
	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ
DQ	<sup>t</sup> DS	<sup>t</sup> DH	<sup>t</sup> DS	<sup>t</sup> DH	<sup>t</sup> DS	<sup>t</sup> DH	<sup>t</sup> DS	<sup>t</sup> DH	<sup>t</sup> DS	<sup>t</sup> DH	<sup>t</sup> DS	<sup>t</sup> DH	<sup>t</sup> DS	<sup>t</sup> DH	<sup>t</sup> DS	tDH	<sup>t</sup> DS	tDH	<sup>t</sup> DS	<sup>t</sup> DH	tDS	<sup>t</sup> DH	<sup>t</sup> DS	<sup>t</sup> DH
4.0	33	23	33	23	33	23																		
3.5	28	19	28	19	28	19	28	19																
3.0	22	15	22	15	22	15	22	15	22	15														
2.5			13	9	13	9	13	9	13	9	13	9												
2.0					0	0	0	0	0	0	0	0	0	0										
1.5							-22	-15	-22	-15	-22	-15	-22	-15	-14	-7								
1.0									-65	-45	-65	-45	-65	-45	-57	-37	-49	-29						
0.9											-62	-48	-62	-48	-54	-40	-46	-32	-38	-24				
0.8													-61	-53	-53	-45	-45	-37	-37	-29	-29	-19		
0.7															-49	-50	-41	-42	-33	-34	-25	-24	-17	-8
0.6																	-37	-49	-29	-41	-21	-31	-13	-15
0.5																			-31	-51	-23	-41	-15	-25
0.4																					-28	-56	-20	-40




Table 66: DDR3L Minimum Required Time <sup>t</sup>VAC Above V<sub>IH(AC)</sub> (Below V<sub>IL(AC)</sub>) for Valid DQ Transition

Slew Rate (V/ns)	DDR3L-800/1066 160mV (ps) min	DDR3L-800/1066/1333 135mV (ps) min	DDR3L-1866 130mV (ps) min
>2.0	165	113	95
2.0	165	113	95
1.5	138	90	73
1.0	85	45	30
0.9	67	30	16
0.8	45	11	Note1
0.7	16	Note1	-
0.6	Note1	Note1	-
0.5	Note1	Note1	-
<0.5	Note1	Note1	-

Note: 1. Rising input signal shall become equal to or greater than  $V_{IH(AC)}$  level and Falling input signal shall become equal to or less than  $V_{IL(AC)}$  level.




Figure 36: Nominal Slew Rate and tVAC for tDS (DQ - Strobe)



Note: 1. The clock and the strobe are drawn on different time scales.




Figure 37: Nominal Slew Rate for <sup>t</sup>DH (DQ - Strobe)



Note: 1. The clock and the strobe are drawn on different time scales.




Figure 38: Tangent Line for <sup>t</sup>DS (DQ - Strobe)



Note: 1. The clock and the strobe are drawn on different time scales.



Figure 39: Tangent Line for <sup>t</sup>DH (DQ - Strobe)



Note: 1. The clock and the strobe are drawn on different time scales.



# **Commands - Truth Tables**

#### **Table 67: Truth Table - Command**

Notes 1-5 apply to the entire table

			CI	<b>KE</b>										
Function		Symbol	Prev. Cycle	Next Cycle	CS#	RAS#	CAS#	WE#	BA [2:0]	An	A12	A10	A[11, 9:0]	Notes
MODE REGIS	TER SET	MRS	Н	Н	L	L	L	L	ВА		OP	code		
REFRESH		REF	Н	Н	L	L	L	Н	V	V	V	V	V	
Self refresh e	ntry	SRE	Н	L	L	L	L	Н	V	V	V	V	V	6
Self refresh e	xit	SRX	L	Н	Н	V	V	V	V	V	V	V	V	6, 7
					L	Н	Н	Н						
Single-bank I	PRECHARGE	PRE	Н	Н	L	L	Н	L	ВА	V	V	L	V	
PRECHARGE	all banks	PREA	Н	Н	L	L	Н	L	V		V	Н	V	
Bank ACTIVA	TE	ACT	Н	Н	L	L	Н	Н	ВА	R	low ad	dress (F	RA)	
WRITE	BL8MRS, BC4MRS	WR	Н	Н	L	Н	L	L	ВА	RFU	V	L	CA	8
	BC4OTF	WRS4	Н	Н	L	Н	L	L	ВА	RFU	L	L	CA	8
	BL8OTF	WRS8	Н	Н	L	Н	L	L	ВА	RFU	Н	L	CA	8
WRITE with auto	BL8MRS, BC4MRS	WRAP	Н	Н	L	Н	L	L	ВА	RFU	V	Н	CA	8
precharge	BC4OTF	WRAPS4	Н	Н	L	Н	L	L	ВА	RFU	L	Н	CA	8
	BL8OTF	WRAPS8	Н	Н	L	Н	L	L	ВА	RFU	Н	Н	CA	8
READ	BL8MRS, BC4MRS	RD	Н	Н	L	Н	L	Н	ВА	RFU	V	L	CA	8
	BC4OTF	RDS4	Н	Н	L	Н	L	Н	ВА	RFU	L	L	CA	8
	BL8OTF	RDS8	Н	Н	L	Н	L	Н	ВА	RFU	Н	L	CA	8
READ with auto	BL8MRS, BC4MRS	RDAP	Н	Н	L	Н	L	Н	ВА	RFU	V	Н	CA	8
precharge	BC4OTF	RDAPS4	Н	Н	L	Н	L	Н	ВА	RFU	L	Н	CA	8
	BL8OTF	RDAPS8	Н	Н	L	Н	L	Н	ВА	RFU	Н	Н	CA	8
NO OPERATION	N	NOP	Н	Н		Н	Н	Н	V	V	V	V	V	9
Device DESEL	ECTED	DES	Н	Н	Н	Х	Х	Х	Х	Х	Х	Х	Х	10
Power-down entry		PDE	Н	L	L	Н	Н	Н	V	V	V	V	V	6
					Н	V	V	V						
Power-down exit		PDX	L	Н	L	Н	Н	Н	V	V	V	V	V	6, 11
					Н	V	V	V						
ZQ CALIBRAT	ION LONG	ZQCL	Н	Н	L	Н	Н	L	Х	Х	Х	Н	Х	12
ZQ CALIBRAT	ION SHORT	ZQCS	Н	Н	L	Н	Н	L	Х	Х	Х	L	Х	

Notes: 1. Commands are defined by the states of CS#, RAS#, CAS#, WE#, and CKE at the rising edge of the clock. The MSB of BA, RA, and CA are device-, density-, and configuration-dependent.



## 1Gb: x4, x8, x16 DDR3L SDRAM Commands – Truth Tables

- RESET# is enabled LOW and used only for asynchronous reset. Thus, RESET# must be held HIGH during any normal operation.
- 3. The state of ODT does not affect the states described in this table.
- 4. Operations apply to the bank defined by the bank address. For MRS, BA selects one of four mode registers.
- 5. "V" means "H" or "L" (a defined logic level), and "X" means "Don't Care."
- 6. See Table 68 (page 112) for additional information on CKE transition.
- 7. Self refresh exit is asynchronous.
- 8. Burst READs or WRITEs cannot be terminated or interrupted. MRS (fixed) and OTF BL/BC are defined in MR0.
- 9. The purpose of the NOP command is to prevent the DRAM from registering any unwanted commands. A NOP will not terminate an operation that is executing.
- 10. The DES and NOP commands perform similarly.
- 11. The power-down mode does not perform any REFRESH operations.
- 12. ZQ CALIBRATION LONG is used for either ZQinit (first ZQCL command during initialization) or ZQoper (ZQCL command after initialization).



#### **Table 68: Truth Table - CKE**

Notes 1-2 apply to the entire table; see Table 67 (page 110) for additional command details

	CKE				
Current State <sup>3</sup>	Previous Cycle <sup>4</sup> (n - 1)	Present Cycle <sup>4</sup> (n)	Command <sup>5</sup> (RAS#, CAS#, WE#, CS#)	Action <sup>5</sup>	Notes
Power-down	L	L	"Don't Care"	Maintain power-down	
	L	Н	DES or NOP	Power-down exit	
Self refresh	L	L	"Don't Care"	Maintain self refresh	
	L	Н	DES or NOP	Self refresh exit	
Bank(s) active	Н	L	DES or NOP	Active power-down entry	
Reading	Н	L	DES or NOP	Power-down entry	
Writing	Н	L	DES or NOP	Power-down entry	
Precharging	Н	L	DES or NOP	Power-down entry	
Refreshing	Н	L	DES or NOP	Precharge power-down entry	
All banks idle	Н	L	DES or NOP	Precharge power-down entry	6
	Н	L	REFRESH	Self refresh	

- Notes: 1. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
  - 2. <sup>t</sup>CKE (MIN) means CKE must be registered at multiple consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the required number of registration clocks. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of  ${}^{t}IS + {}^{t}CKE$  (MIN) +  ${}^{t}IH$ .
  - 3. Current state = The state of the DRAM immediately prior to clock edge n.
  - 4. CKE (n) is the logic state of CKE at clock edge n; CKE (n 1) was the state of CKE at the previous clock edge.
  - 5. COMMAND is the command registered at the clock edge (must be a legal command as defined in Table 67 (page 110)). Action is a result of COMMAND. ODT does not affect the states described in this table and is not listed.
  - 6. Idle state = All banks are closed, no data bursts are in progress, CKE is HIGH, and all timings from previous operations are satisfied. All self refresh exit and power-down exit parameters are also satisfied.



## **Commands**

#### **DESELECT**

The DESELT (DES) command (CS# HIGH) prevents new commands from being executed by the DRAM. Operations already in progress are not affected.

### **NO OPERATION**

The NO OPERATION (NOP) command (CS# LOW) prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

# **ZQ CALIBRATION LONG**

The ZQ CALIBRATION LONG (ZQCL) command is used to perform the initial calibration during a power-up initialization and reset sequence (see Figure 48 (page 129)). This command may be issued at any time by the controller, depending on the system environment. The ZQCL command triggers the calibration engine inside the DRAM. After calibration is achieved, the calibrated values are transferred from the calibration engine to the DRAM I/O, which are reflected as updated  $R_{\rm ON}$  and ODT values.

The DRAM is allowed a timing window defined by either <sup>t</sup>ZQinit or <sup>t</sup>ZQoper to perform a full calibration and transfer of values. When ZQCL is issued during the initialization sequence, the timing parameter <sup>t</sup>ZQinit must be satisfied. When initialization is complete, subsequent ZQCL commands require the timing parameter <sup>t</sup>ZQoper to be satisfied.

### **ZQ CALIBRATION SHORT**

The ZQ CALIBRATION SHORT (ZQCS) command is used to perform periodic calibrations to account for small voltage and temperature variations. A shorter timing window is provided to perform the reduced calibration and transfer of values as defined by timing parameter  $^t$ ZQCS. A ZQCS command can effectively correct a minimum of 0.5%  $R_{ON}$  and  $R_{TT}$  impedance error within 64 clock cycles, assuming the maximum sensitivities specified in DDR3L 34 Ohm Output Driver Sensitivity (page 64).

#### **ACTIVATE**

The ACTIVATE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA[2:0] inputs selects the bank, and the address provided on inputs A[n:0] selects the row. This row remains open (or active) for accesses until a PRECHARGE command is issued to that bank.

A PRECHARGE command must be issued before opening a different row in the same bank.

#### **READ**

The READ command is used to initiate a burst read access to an active row. The address provided on inputs A[2:0] selects the starting column address, depending on the burst length and burst type selected (see Burst Order table for additional information). The value on input A10 determines whether auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the READ burst. If auto



precharge is not selected, the row will remain open for subsequent accesses. The value on input A12 (if enabled in the mode register) when the READ command is issued determines whether BC4 (chop) or BL8 is used. After a READ command is issued, the READ burst may not be interrupted.

**Table 69: READ Command Summary** 

			Cl	(E									
Function		Symbol	Prev. Cycle	Next Cycle	CS#	RAS#	CAS#	WE#	BA [2:0]	An	A12	A10	A[11, 9:0]
READ	BL8MRS, BC4MRS	RD	ŀ	Н		Н	L	Н	ВА	RFU	V	L	CA
	BC4OTF	RDS4	ŀ	1	L	Н	L	Н	ВА	RFU	L	Г	CA
	BL8OTF	RDS8	ŀ	1	L	Н	L	Н	ВА	RFU	Н	L	CA
READ with auto	BL8MRS, BC4MRS	RDAP	ŀ	Н		Н	L	Н	ВА	RFU	V	Н	CA
precharge	BC4OTF	RDAPS4	ŀ	1	L	Н	L	Н	ВА	RFU	L	Н	CA
	BL8OTF	RDAPS8	ŀ	1	L	Н	L	Н	ВА	RFU	Н	Н	CA

#### **WRITE**

The WRITE command is used to initiate a burst write access to an active row. The value on the BA[2:0] inputs selects the bank. The value on input A10 determines whether auto precharge is used. The value on input A12 (if enabled in the MR) when the WRITE command is issued determines whether BC4 (chop) or BL8 is used.

Input data appearing on the DQ is written to the memory array subject to the DM input logic level appearing coincident with the data. If a given DM signal is registered LOW, the corresponding data will be written to memory. If the DM signal is registered HIGH, the corresponding data inputs will be ignored and a WRITE will not be executed to that byte/column location.

**Table 70: WRITE Command Summary** 

			CI	KE									
Function		Symbol	Prev. Cycle	Next Cycle	CS#	RAS#	CAS#	WE#	BA [2:0]	An	A12	A10	A[11, 9:0]
WRITE	BL8MRS, BC4MRS	WR	ŀ	+	L	Н	L	L	ВА	RFU	V	L	CA
	BC4OTF	WRS4	ŀ	1	L	Н	L	L	ВА	RFU	L	L	CA
	BL8OTF	WRS8	ŀ	1	L	Н	L	L	ВА	RFU	Н	L	CA
WRITE with auto	BL8MRS, BC4MRS	WRAP	ŀ	+	L	Н	L	L	BA	RFU	V	Н	CA
precharge	BC4OTF	WRAPS4	ŀ	+	L	Н	L	L	ВА	RFU	L	Н	CA
	BL8OTF	WRAPS8	ŀ	+	L	Н	L	L	ВА	RFU	Н	Н	CA





#### **PRECHARGE**

The PRECHARGE command is used to de-activate the open row in a particular bank or in all banks. The bank(s) are available for a subsequent row access a specified time (trp) after the PRECHARGE command is issued, except in the case of concurrent auto precharge. A READ or WRITE command to a different bank is allowed during a concurrent auto precharge as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters. Input A10 determines whether one or all banks are precharged. In the case where only one bank is precharged, inputs BA[2:0] select the bank; otherwise, BA[2:0] are treated as "Don't Care."

After a bank is precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command is treated as a NOP if there is no open row in that bank (idle state) or if the previously open row is already in the process of precharging. However, the precharge period is determined by the last PRECHARGE command issued to the bank.

#### **REFRESH**


The REFRESH command is used during normal operation of the DRAM and is analogous to CAS#-before-RAS# (CBR) refresh or auto refresh. This command is nonpersistent, so it must be issued each time a refresh is required. The addressing is generated by the internal refresh controller. This makes the address bits a "Don't Care" during a REFRESH command. The DRAM requires REFRESH cycles at an average interval of 7.8µs (maximum when  $T_{\rm C} \leq 85^{\circ}{\rm C}$  or 3.9µs maximum when  $T_{\rm C} \leq 95^{\circ}{\rm C}$ ). The REFRESH period begins when the REFRESH command is registered and ends  $^{\rm t}$ RFC (MIN) later.

To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of eight REFRESH commands can be posted to any given DRAM, meaning that the maximum absolute interval between any REFRESH command and the next REFRESH command is nine times the maximum average interval refresh rate. Self refresh may be entered with up to eight REFRESH commands being posted. After exiting self refresh (when entered with posted REFRESH commands), additional posting of REFRESH commands is allowed to the extent that the maximum number of cumulative posted REFRESH commands (both preand post-self refresh) does not exceed eight REFRESH commands.

At any given time, a maximum of 16 REFRESH commands can be issued within 2 x  $^{\rm t}$ REFI.



Figure 40: Refresh Mode



Votes:

- 1. NOP commands are shown for ease of illustration; other valid commands may be possible at these times. CKE must be active during the PRECHARGE, ACTIVATE, and REFRESH commands, but may be inactive at other times (see Power-Down Mode (page 179)).
- 2. The second REFRESH is not required, but two back-to-back REFRESH commands are shown.
- 3. "Don't Care" if A10 is HIGH at this point; however, A10 must be HIGH if more than one bank is active (must precharge all active banks).
- 4. For operations shown, DM, DQ, and DQS signals are all "Don't Care"/High-Z.
- Only NOP and DES commands are allowed after a REFRESH command and until <sup>t</sup>RFC (MIN) is satisfied.

#### **SELF REFRESH**

The SELF REFRESH command is used to retain data in the DRAM, even if the rest of the system is powered down. When in self refresh mode, the DRAM retains data without external clocking. Self refresh mode is also a convenient method used to enable/disable the DLL as well as to change the clock frequency within the allowed synchronous operating range (see Input Clock Frequency Change (page 121)). All power supply inputs (including  $V_{\text{REFCA}}$  and  $V_{\text{REFDQ}}$ ) must be maintained at valid levels upon entry/exit and during self refresh mode operation.  $V_{\text{REFDQ}}$  may float or not drive  $V_{\text{DDQ}}/2$  while in self refresh mode under the following conditions:

- $V_{SS} < V_{REFDQ} < V_{DD}$  is maintained
- $\bullet~\ensuremath{V_{REFDQ}}$  is valid and stable prior to CKE going back HIGH
- The first WRITE operation may not occur earlier than 512 clocks after V<sub>REFDO</sub> is valid
- All other self refresh mode exit timing requirements are met



#### **DLL Disable Mode**

If the DLL is disabled by the mode register (MR1[0] can be switched during initialization or later), the DRAM is targeted, but not guaranteed, to operate similarly to the normal mode, with a few notable exceptions:

- The DRAM supports only one value of CAS latency (CL = 6) and one value of CAS WRITE latency (CWL = 6).
- DLL disable mode affects the read data clock-to-data strobe relationship (<sup>t</sup>DQSCK), but not the read data-to-data strobe relationship (<sup>t</sup>DQSQ, <sup>t</sup>QH). Special attention is required to line up the read data with the controller time domain when the DLL is disabled.
- In normal operation (DLL on), <sup>t</sup>DQSCK starts from the rising clock edge AL + CL cycles after the READ command. In DLL disable mode, <sup>t</sup>DQSCK starts AL + CL 1 cycles after the READ command. Additionally, with the DLL disabled, the value of <sup>t</sup>DQSCK could be larger than <sup>t</sup>CK.


The ODT feature (including dynamic ODT) is not supported during DLL disable mode. The ODT resistors must be disabled by continuously registering the ODT ball LOW by programming  $R_{TT,nom}$  MR1[9, 6, 2] and  $R_{TT(WR)}$  MR2[10, 9] to 0 while in the DLL disable mode.

Specific steps must be followed to switch between the DLL enable and DLL disable modes due to a gap in the allowed clock rates between the two modes (<sup>t</sup>CK [AVG] MAX and <sup>t</sup>CK [DLL\_DIS] MIN, respectively). The only time the clock is allowed to cross this clock rate gap is during self refresh mode. Thus, the required procedure for switching from the DLL enable mode to the DLL disable mode is to change frequency during self refresh:

- 1. Starting from the idle state (all banks are precharged, all timings are fulfilled, ODT is turned off, and  $R_{TT,nom}$  and  $R_{TT(WR)}$  are High-Z), set MR1[0] to 1 to disable the DLL.
- 2. Enter self refresh mode after <sup>t</sup>MOD has been satisfied.
- 3. After <sup>t</sup>CKSRE is satisfied, change the frequency to the desired clock rate.
- 4. Self refresh may be exited when the clock is stable with the new frequency for <sup>t</sup>CKSRX. After <sup>t</sup>XS is satisfied, update the mode registers with appropriate values.
- 5. The DRAM will be ready for its next command in the DLL disable mode after the greater of <sup>t</sup>MRD or <sup>t</sup>MOD has been satisfied. A ZQCL command should be issued with appropriate timings met.



Figure 41: DLL Enable Mode to DLL Disable Mode



Notes


- 1. Any valid command.
- 2. Disable DLL by setting MR1[0] to 1.
- 3. Enter SELF REFRESH.
- 4. Exit SELF REFRESH.
- 5. Update the mode registers with the DLL disable parameters setting.
- 6. Starting with the idle state,  $R_{TT}$  is in the High-Z state.
- 7. Change frequency.
- 8. Clock must be stable <sup>t</sup>CKSRX.
- 9. Static LOW in the case that R<sub>TT nom</sub> or R<sub>TT(WR)</sub> is enabled; otherwise, static LOW or HIGH.

A similar procedure is required for switching from the DLL disable mode back to the DLL enable mode. This also requires changing the frequency during self refresh mode (see Figure 42 (page 119)).

- 1. Starting from the idle state (all banks are precharged, all timings are fulfilled, ODT is turned off, and R<sub>TT,nom</sub> and R<sub>TT(WR)</sub> are High-Z), enter self refresh mode.
- 2. After <sup>t</sup>CKSRE is satisfied, change the frequency to the new clock rate.
- 3. Self refresh may be exited when the clock is stable with the new frequency for <sup>t</sup>CKSRX. After <sup>t</sup>XS is satisfied, update the mode registers with the appropriate values. At a minimum, set MR1[0] to 0 to enable the DLL. Wait <sup>t</sup>MRD, then set MR0[8] to 1 to enable DLL RESET.
- 4. After another <sup>t</sup>MRD delay is satisfied, update the remaining mode registers with the appropriate values.
- 5. The DRAM will be ready for its next command in the DLL enable mode after the greater of <sup>t</sup>MRD or <sup>t</sup>MOD has been satisfied. However, before applying any command or function requiring a locked DLL, a delay of <sup>t</sup>DLLK after DLL RESET must be satisfied. A ZQCL command should be issued with the appropriate timings met.



Figure 42: DLL Disable Mode to DLL Enable Mode



- Notes: 1. Enter SELF REFRESH.
  - 2. Exit SELF REFRESH.
  - 3. Wait <sup>t</sup>XS, then set MR1[0] to 0 to enable DLL.
  - 4. Wait <sup>t</sup>MRD, then set MR0[8] to 1 to begin DLL RESET.
  - 5. Wait <sup>t</sup>MRD, update registers (CL, CWL, and write recovery may be necessary).
  - 6. Wait <sup>t</sup>MOD, any valid command.
  - 7. Starting with the idle state.
  - 8. Change frequency.
  - 9. Clock must be stable at least <sup>t</sup>CKSRX.
  - 10. Static LOW in the case that R<sub>TT,nom</sub> or R<sub>TT(WR)</sub> is enabled; otherwise, static LOW or HIGH.

The clock frequency range for the DLL disable mode is specified by the parameter <sup>t</sup>CK (DLL DIS). Due to latency counter and timing restrictions, only CL = 6 and CWL = 6 are supported.


DLL disable mode will affect the read data clock to data strobe relationship (<sup>t</sup>DQSCK) but not the data strobe to data relationship (<sup>t</sup>DQSQ, <sup>t</sup>QH). Special attention is needed to line up read data to the controller time domain.

Compared to the DLL on mode where <sup>t</sup>DQSCK starts from the rising clock edge AL + CL cycles after the READ command, the DLL disable mode <sup>t</sup>DQSCK starts AL + CL - 1 cycles after the READ command.

WRITE operations function similarly between the DLL enable and DLL disable modes; however, ODT functionality is not allowed with DLL disable mode.



Figure 43: DLL Disable <sup>t</sup>DQSCK



**Table 71: READ Electrical Characteristics, DLL Disable Mode** 

Parameter	Symbol	Min	Мах	Unit
Access window of DQS from CK, CK#	<sup>t</sup> DQSCK (DLL_DIS)	1	10	ns



# **Input Clock Frequency Change**


When the DDR3 SDRAM is initialized, the clock must be stable during most normal states of operation. This means that after the clock frequency has been set to the stable state, the clock period is not allowed to deviate, except for what is allowed by the clock jitter and spread spectrum clocking (SSC) specifications.

The input clock frequency can be changed from one stable clock rate to another under two conditions: self refresh mode and precharge power-down mode. It is illegal to change the clock frequency outside of those two modes. For the self refresh mode condition, when the DDR3 SDRAM has been successfully placed into self refresh mode and <sup>t</sup>CKSRE has been satisfied, the state of the clock becomes a "Don't Care." When the clock becomes a "Don't Care," changing the clock frequency is permissible if the new clock frequency is stable prior to <sup>t</sup>CKSRX. When entering and exiting self refresh mode for the sole purpose of changing the clock frequency, the self refresh entry and exit specifications must still be met.

The precharge power-down mode condition is when the DDR3 SDRAM is in precharge power-down mode (either fast exit mode or slow exit mode). Either ODT must be at a logic LOW or  $R_{TT,nom}$  and  $R_{TT(WR)}$  must be disabled via MR1 and MR2. This ensures  $R_{TT,nom}$  and  $R_{TT(WR)}$  are in an off state prior to entering precharge power-down mode, and CKE must be at a logic LOW. A minimum of  $^t$ CKSRE must occur after CKE goes LOW before the clock frequency can change. The DDR3 SDRAM input clock frequency is allowed to change only within the minimum and maximum operating frequency specified for the particular speed grade ( $^t$ CK [AVG] MIN to  $^t$ CK [AVG] MAX). During the input clock frequency change, CKE must be held at a stable LOW level. When the input clock frequency is changed, a stable clock must be provided to the DRAM  $^t$ CKSRX before precharge power-down may be exited. After precharge power-down is exited and  $^t$ XP has been satisfied, the DLL must be reset via the MRS. Depending on the new clock frequency, additional MRS commands may need to be issued. During the DLL lock time,  $R_{TT,nom}$  and  $R_{TT(WR)}$  must remain in an off state. After the DLL lock time, the DRAM is ready to operate with a new clock frequency.



Figure 44: Change Frequency During Precharge Power-Down



Notes:

- 1. Applicable for both SLOW-EXIT and FAST-EXIT precharge power-down modes.
- 2. <sup>t</sup>AOFPD and <sup>t</sup>AOF must be satisfied and outputs High-Z prior to T1 (see On-Die Termination (ODT) for exact requirements).
- 3. If the  $R_{TT,nom}$  feature was enabled in the mode register prior to entering precharge power-down mode, the ODT signal must be continuously registered LOW, ensuring  $R_{TT}$  is in an off state. If the  $R_{TT,nom}$  feature was disabled in the mode register prior to entering precharge power-down mode,  $R_{TT}$  will remain in the off state. The ODT signal can be registered LOW or HIGH in this case.




# **Write Leveling**

For better signal integrity, DDR3 SDRAM memory modules have adopted fly-by topology for the commands, addresses, control signals, and clocks. Write leveling is a scheme for the memory controller to adjust or de-skew the DQS strobe (DQS, DQS#) to CK relationship at the DRAM with a simple feedback feature provided by the DRAM. Write leveling is generally used as part of the initialization process, if required. For normal DRAM operation, this feature must be disabled. This is the only DRAM operation where the DQS functions as an input (to capture the incoming clock) and the DQ function as outputs (to report the state of the clock). Note that nonstandard ODT schemes are required.

The memory controller using the write leveling procedure must have adjustable delay settings on its DQS strobe to align the rising edge of DQS to the clock at the DRAM pins. This is accomplished when the DRAM asynchronously feeds back the CK status via the DQ bus and samples with the rising edge of DQS. The controller repeatedly delays the DQS strobe until a CK transition from 0 to 1 is detected. The DQS delay established by this procedure helps ensure <sup>†</sup>DQSS, <sup>†</sup>DSS, and <sup>†</sup>DSH specifications in systems that use fly-by topology by de-skewing the trace length mismatch. A conceptual timing of this procedure is shown in Figure 45.

**Figure 45: Write Leveling Concept** 





When write leveling is enabled, the rising edge of DQS samples CK, and the prime DQ outputs the sampled CK's status. The prime DQ for a x4 or x8 configuration is DQ0 with all other DQ (DQ[7:1]) driving LOW. The prime DQ for a x16 configuration is DQ0 for the lower byte and DQ8 for the upper byte. It outputs the status of CK sampled by LDQS and UDQS. All other DQ (DQ[7:1], DQ[15:9]) continue to drive LOW. Two prime DQ on a x16 enable each byte lane to be leveled independently.

The write leveling mode register interacts with other mode registers to correctly configure the write leveling functionality. Besides using MR1[7] to disable/enable write leveling, MR1[12] must be used to enable/disable the output buffers. The ODT value, burst length, and so forth need to be selected as well. This interaction is shown in Table 72. It should also be noted that when the outputs are enabled during write leveling mode, the DQS buffers are set as inputs, and the DQ are set as outputs. Additionally, during write leveling mode, only the DQS strobe terminations are activated and deactivated via the ODT ball. The DQ remain disabled and are not affected by the ODT ball.

### **Table 72: Write Leveling Matrix**

Note 1 applies to the entire table

MR1[7]	MR1[12]	MR1[2, 6, 9]		DRAM R <sub>TT,nom</sub>				
Write Leveling	Output Buffers	R <sub>TT,nom</sub> Value	DRAM ODT Ball	DQS	DQ	DRAM State	Case	Notes
Disabled		See normal	operations			Write leveling not enabled	0	
Enabled (1)	Disabled (1)	n/a	Low	Off	Off	DQS not receiving: not terminated Prime DQ High-Z: not terminated Other DQ High-Z: not terminated	1	2
		$20\Omega, 30\Omega,$ $40\Omega, 60\Omega,$ or $120\Omega$	High	On		DQS not receiving: terminated by R <sub>TT</sub> Prime DQ High-Z: not terminated Other DQ High-Z: not terminated	2	
	Enabled (0)	n/a	Low	Off		DQS receiving: not terminated Prime DQ driving CK state: not terminated Other DQ driving LOW: not terminated	3	3
		40Ω, 60Ω, or 120Ω	High	On		DQS receiving: terminated by R <sub>TT</sub> Prime DQ driving CK state: not terminated Other DQ driving LOW: not terminated	4	

#### Notes:

- 1. Expected usage if used during write leveling: Case 1 may be used when DRAM are on a dual-rank module and on the rank not being leveled or on any rank of a module not being leveled on a multislot system. Case 2 may be used when DRAM are on any rank of a module not being leveled on a multislot system. Case 3 is generally not used. Case 4 is generally used when DRAM are on the rank that is being leveled.
- 2. Since the DRAM DQS is not being driven (MR1[12] = 1), DQS ignores the input strobe, and all R<sub>TI,nom</sub> values are allowed. This simulates a normal standby state to DQS.
- 3. Since the DRAM DQS is being driven (MR1[12] = 0), DQS captures the input strobe, and only some  $R_{TL,nom}$  values are allowed. This simulates a normal write state to DQS.



## **Write Leveling Procedure**

A memory controller initiates the DRAM write leveling mode by setting MR1[7] to 1, assuming the other programable features (MR0, MR1, MR2, and MR3) are first set and the DLL is fully reset and locked. The DQ balls enter the write leveling mode going from a High-Z state to an undefined driving state, so the DQ bus should not be driven. During write leveling mode, only the NOP or DES commands are allowed. The memory controller should attempt to level only one rank at a time; thus, the outputs of other ranks should be disabled by setting MR1[12] to 1 in the other ranks. The memory controller may assert ODT after a <sup>t</sup>MOD delay, as the DRAM will be ready to process the ODT transition. ODT should be turned on prior to DQS being driven LOW by at least ODTLon delay (WL - 2 <sup>t</sup>CK), provided it does not violate the aforementioned <sup>t</sup>MOD delay requirement.


The memory controller may drive DQS LOW and DQS# HIGH after <sup>t</sup>WLDQSEN has been satisfied. The controller may begin to toggle DQS after <sup>t</sup>WLMRD (one DQS toggle is DQS transitioning from a LOW state to a HIGH state with DQS# transitioning from a HIGH state to a LOW state, then both transition back to their original states). At a minimum, ODTLon and <sup>t</sup>AON must be satisfied at least one clock prior to DQS toggling.

After <sup>t</sup>WLMRD and a DQS LOW preamble (<sup>t</sup>WPRE) have been satisfied, the memory controller may provide either a single DQS toggle or multiple DQS toggles to sample CK for a given DQS-to-CK skew. Each DQS toggle must not violate <sup>t</sup>DQSL (MIN) and <sup>t</sup>DQSH (MIN) specifications. <sup>t</sup>DQSL (MAX) and <sup>t</sup>DQSH (MAX) specifications are not applicable during write leveling mode. The DQS must be able to distinguish the CK's rising edge within <sup>t</sup>WLS and <sup>t</sup>WLH. The prime DQ will output the CK's status asynchronously from the associated DQS rising edge CK capture within <sup>t</sup>WLO. The remaining DQ that always drive LOW when DQS is toggling must be LOW within <sup>t</sup>WLOE after the first <sup>t</sup>WLO is satisfied (the prime DQ going LOW). As previously noted, DQS is an input and not an output during this process. Figure 46 (page 126) depicts the basic timing parameters for the overall write leveling procedure.

The memory controller will most likely sample each applicable prime DQ state and determine whether to increment or decrement its DQS delay setting. After the memory controller performs enough DQS toggles to detect the CK's 0-to-1 transition, the memory controller should lock the DQS delay setting for that DRAM. After locking the DQS setting is locked, leveling for the rank will have been achieved, and the write leveling mode for the rank should be disabled or reprogrammed (if write leveling of another rank follows).



**Figure 46: Write Leveling Sequence** 



Notes:

- 1. MRS: Load MR1 to enter write leveling mode.
- 2. NOP: NOP or DES.
- 3. DQS, DQS# needs to fulfill minimum pulse width requirements <sup>t</sup>DQSH (MIN) and <sup>t</sup>DQSL (MIN) as defined for regular writes. The maximum pulse width is system-dependent.
- 4. Differential DQS is the differential data strobe (DQS, DQS#). Timing reference points are the zero crossings. The solid line represents DQS; the dotted line represents DQS#.
- 5. DRAM drives leveling feedback on a prime DQ (DQ0 for x4 and x8). The remaining DQ are driven LOW and remain in this state throughout the leveling procedure.




## **Write Leveling Mode Exit Procedure**

After the DRAM are leveled, they must exit from write leveling mode before the normal mode can be used. Figure 47 depicts a general procedure for exiting write leveling mode. After the last rising DQS (capturing a 1 at T0), the memory controller should stop driving the DQS signals after <sup>t</sup>WLO (MAX) delay plus enough delay to enable the memory controller to capture the applicable prime DQ state (at ~Tb0). The DQ balls become undefined when DQS no longer remains LOW, and they remain undefined until <sup>t</sup>MOD after the MRS command (at Te1).

The ODT input should be de-asserted LOW such that ODTLoff (MIN) expires after the DQS is no longer driving LOW. When ODT LOW satisfies <sup>t</sup>IS, ODT must be kept LOW (at ~Tb0) until the DRAM is ready for either another rank to be leveled or until the normal mode can be used. After DQS termination is switched off, write level mode should be disabled via the MRS command (at Tc2). After <sup>t</sup>MOD is satisfied (at Te1), any valid command may be registered by the DRAM. Some MRS commands may be issued after <sup>t</sup>MRD (at Td1).

Figure 47: Write Leveling Exit Procedure



Note: 1. The DQ result, = 1, between Ta0 and Tc0, is a result of the DQS, DQS# signals capturing CK HIGH just after the T0 state.



## **Initialization**

The following sequence is required for power-up and initialization, as shown in Figure 48 (page 129):


1. Apply power. RESET# is recommended to be below  $0.2 \times V_{DDQ}$  during power ramp to ensure the outputs remain disabled (High-Z) and ODT off (R<sub>TT</sub> is also High-Z). All other inputs, including ODT, may be undefined.

During power-up, either of the following conditions may exist and must be met:

- Condition A:
  - $^{-}$  V<sub>DD</sub> and V<sub>DDQ</sub> are driven from a single-power converter output and are ramped with a maximum delta voltage between them of ΔV ≤ 300mV. Slope reversal of any power supply signal is allowed. The voltage levels on all balls other than V<sub>DD</sub>, V<sub>DDQ</sub>, V<sub>SS</sub>, V<sub>SSQ</sub> must be less than or equal to V<sub>DDQ</sub> and V<sub>DD</sub> on one side, and must be greater than or equal to V<sub>SSQ</sub> and V<sub>SS</sub> on the other side.
  - Both  $V_{DD}$  and  $V_{DDQ}$  power supplies ramp to  $V_{DD,min}$  and  $V_{DDQ,min}$  within  $^t\!V_{DDPR}$  = 200ms.
  - $V_{REFDQ}$  tracks  $V_{DD}$  × 0.5,  $V_{REFCA}$  tracks  $V_{DD}$  × 0.5.
  - V $_{TT}$  is limited to 0.95V when the power ramp is complete and is not applied directly to the device; however,  $^t$ VTD should be greater than or equal to 0 to avoid device latchup.
- · Condition B:
  - $V_{\rm DD}$  may be applied before or at the same time as  $V_{\rm DDQ}$
  - $V_{DDQ}$  may be applied before or at the same time as  $V_{TT}$ ,  $V_{REFDQ}$ , and  $V_{REFCA}$ .
  - No slope reversals are allowed in the power supply ramp for this condition.
- 2. Until stable power, maintain RESET# LOW to ensure the outputs remain disabled (High-Z). After the power is stable, RESET# must be LOW for at least 200µs to begin the initialization process. ODT will remain in the High-Z state while RESET# is LOW and until CKE is registered HIGH.
- 3. CKE must be LOW 10ns prior to RESET# transitioning HIGH.
- 4. After RESET# transitions HIGH, wait 500µs (minus one clock) with CKE LOW.
- 5. After the CKE LOW time, CKE may be brought HIGH (synchronously) and only NOP or DES commands may be issued. The clock must be present and valid for at least 10ns (and a minimum of five clocks) and ODT must be driven LOW at least <sup>t</sup>IS prior to CKE being registered HIGH. When CKE is registered HIGH, it must be continuously registered HIGH until the full initialization process is complete.
- 6. After CKE is registered HIGH and after <sup>t</sup>XPR has been satisfied, MRS commands may be issued. Issue an MRS (LOAD MODE) command to MR2 with the applicable settings (provide LOW to BA2 and BA0 and HIGH to BA1).
- 7. Issue an MRS command to MR3 with the applicable settings.
- 8. Issue an MRS command to MR1 with the applicable settings, including enabling the DLL and configuring ODT.
- 9. Issue an MRS command to MR0 with the applicable settings, including a DLL RE-SET command. <sup>†</sup>DLLK (512) cycles of clock input are required to lock the DLL.
- 10. Issue a ZQCL command to calibrate  $R_{TT}$  and  $R_{ON}$  values for the process voltage temperature (PVT). Prior to normal operation, <sup>t</sup>ZQinit must be satisfied.
- 11. When <sup>t</sup>DLLK and <sup>t</sup>ZQinit have been satisfied, the DDR3 SDRAM will be ready for normal operation.



**Figure 48: Initialization Sequence** 





# **Voltage Initialization / Change**

If the SDRAM is powered up and initialized for the 1.35V operating voltage range, voltage can be increased to the 1.5V operating range provided the following conditions are met (See Figure 49 (page 131)):

- Just prior to increasing the 1.35V operating voltages, no further commands are issued, other than NOPs or COMMAND INHIBITS, and all banks are in the precharge state.
- The 1.5V operating voltages are stable prior to issuing new commands, other than NOPs or COMMAND INHIBITS.
- The DLL is reset and relocked after the 1.5V operating voltages are stable and prior to any READ command.
- The ZQ calibration is performed. <sup>t</sup>ZQinit must be satisfied after the 1.5V operating voltages are stable and prior to any READ command.

If the SDRAM is powered up and initialized for the 1.5V operating voltage range, voltage can be reduced to the 1.35V operation range provided the following conditions are met (See Figure 49 (page 131)):


- Just prior to reducing the 1.5V operating voltages, no further commands are issued, other than NOPs or COMMAND INHIBITS, and all banks are in the precharge state.
- The 1.35V operating voltages are stable prior to issuing new commands, other than NOPs or COMMAND INHIBITs.
- The DLL is reset and relocked after the 1.35V operating voltages are stable and prior to any READ command.
- The ZQ calibration is performed. <sup>t</sup>ZQinit must be satisfied after the 1.35V operating voltages are stable and prior to any READ command.



# **V<sub>DD</sub> Voltage Switching**

After the DDR3L DRAM is powered up and initialized, the power supply can be altered between the DDR3L and DDR3 levels, provided the sequence in Figure 49 is maintained.

Figure 49: V<sub>DD</sub> Voltage Switching



Note: 1. From time point Td until Tk, NOP or DES commands must be applied between MRS and ZQCL commands.




# **Mode Registers**

Mode registers (MR0–MR3) are used to define various modes of programmable operations of the DDR3 SDRAM. A mode register is programmed via the mode register set (MRS) command during initialization, and it retains the stored information (except for MR0[8], which is self-clearing) until it is reprogrammed, RESET# goes LOW, the device loses power.

Contents of a mode register can be altered by re-executing the MRS command. Even if the user wants to modify only a subset of the mode register's variables, all variables must be programmed when the MRS command is issued. Reprogramming the mode register will not alter the contents of the memory array, provided it is performed correctly.

The MRS command can only be issued (or re-issued) when all banks are idle and in the precharged state (transparent transparent transparent

Figure 50: MRS to MRS Command Timing (tMRD)




Notes

- Prior to issuing the MRS command, all banks must be idle and precharged, <sup>t</sup>RP (MIN) must be satisfied, and no data bursts can be in progress.
- 2. <sup>t</sup>MRD specifies the MRS to MRS command minimum cycle time.
- 3. CKE must be registered HIGH from the MRS command until <sup>t</sup>MRSPDEN (MIN) (see Power-Down Mode (page 179)).
- 4. For a CAS latency change, <sup>t</sup>XPDLL timing must be met before any non-MRS command.

The controller must also wait <sup>t</sup>MOD before initiating any non-MRS commands (excluding NOP and DES). The DRAM requires <sup>t</sup>MOD in order to update the requested features, with the exception of DLL RESET, which requires additional time. Until <sup>t</sup>MOD has been satisfied, the updated features are to be assumed unavailable.



Figure 51: MRS to nonMRS Command Timing (<sup>t</sup>MOD)



Notes

- 1. Prior to issuing the MRS command, all banks must be idle (they must be precharged, <sup>t</sup>RP must be satisfied, and no data bursts can be in progress).
- Prior to Ta2 when <sup>t</sup>MOD (MIN) is being satisfied, no commands (except NOP/DES) may be issued.
- 3. If R<sub>TT</sub> was previously enabled, ODT must be registered LOW at T0 so that ODTL is satisfied prior to Ta1. ODT must also be registered LOW at each rising CK edge from T0 until <sup>t</sup>MODmin is satisfied at Ta2.
- 4. CKE must be registered HIGH from the MRS command until <sup>t</sup>MRSPDEN (MIN), at which time power-down may occur (see Power-Down Mode (page 179)).

# **Mode Register 0 (MR0)**

The base register, mode register 0 (MR0), is used to define various DDR3 SDRAM modes of operation. These definitions include the selection of a burst length, burst type, CAS latency, operating mode, DLL RESET, write recovery, and precharge power-down mode (see Figure 52 (page 134)).

# **Burst Length**


Burst length is defined by MR0[1:0]. Read and write accesses to the DDR3 SDRAM are burst-oriented, with the burst length being programmable to 4 (chop) mode, 8 (fixed) mode, or selectable using A12 during a READ/WRITE command (on-the-fly). The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. When MR0[1:0] is set to 01 during a READ/WRITE command, if A12 = 0, then BC4 mode is selected. If A12 = 1, then BL8 mode is selected. Specific timing diagrams, and turnaround between READ/WRITE, are shown in the READ/WRITE sections of this document.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A[i:2] when the burst length is set to 4 and by A[i:3] when the burst length is set to 8, where Ai is the most significant column address bit for a given configuration. The remaining (least significant) address bit(s) is (are) used to select the start-



ing location within the block. The programmed burst length applies to both READ and WRITE bursts.

Figure 52: Mode Register 0 (MR0) Definitions



Note: 1. MR0[18, 15:13, 7] are reserved for future use and must be programmed to 0.

# **Burst Type**

Accesses within a given burst can be programmed to either a sequential or an interleaved order. The burst type is selected via MR0[3] (see Figure 52 (page 134)). The ordering of accesses within a burst is determined by the burst length, the burst type, and the starting column address. DDR3 only supports 4-bit burst chop and 8-bit burst access modes. Full interleave address ordering is supported for READs, while WRITEs are restricted to nibble (BC4) or word (BL8) boundaries.



**Table 73: Burst Order** 

Burst Length	READ/ WRITE	Starting Column Address (A[2, 1, 0])	Burst Type = Sequential (Decimal)	Burst Type = Interleaved (Decimal)	Notes
4 (chop)	READ	0 0 0	0, 1, 2, 3, Z, Z, Z, Z	0, 1, 2, 3, Z, Z, Z, Z	1, 2
		0 0 1	1, 2, 3, 0, Z, Z, Z, Z	1, 0, 3, 2, Z, Z, Z, Z	1, 2
		0 1 0	2, 3, 0, 1, Z, Z, Z, Z	2, 3, 0, 1, Z, Z, Z, Z	1, 2
		0 1 1	3, 0, 1, 2, Z, Z, Z, Z	3, 2, 1, 0, Z, Z, Z, Z	1, 2
		1 0 0	4, 5, 6, 7, Z, Z, Z, Z	4, 5, 6, 7, Z, Z, Z, Z	1, 2
		1 0 1	5, 6, 7, 4, Z, Z, Z, Z	5, 4, 7, 6, Z, Z, Z, Z	1, 2
		1 1 0	6, 7, 4, 5, Z, Z, Z, Z	6, 7, 4, 5, Z, Z, Z, Z	1, 2
		1 1 1	7, 4, 5, 6, Z, Z, Z, Z	7, 6, 5, 4, Z, Z, Z, Z	1, 2
	WRITE	0 V V	0, 1, 2, 3, X, X, X, X	0, 1, 2, 3, X, X, X, X	1, 3, 4
		1 V V	4, 5, 6, 7, X, X, X, X	4, 5, 6, 7, X, X, X, X	1, 3, 4
8 (fixed)	READ	0 0 0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7	1
		0 0 1	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6	1
		0 1 0	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5	1
		0 1 1	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4	1
		1 0 0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3	1
		1 0 1	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2	1
		1 1 0	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1	1
		1 1 1	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0	1
	WRITE	VVV	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7	1, 3

- Notes: 1. Internal READ and WRITE operations start at the same point in time for BC4 as they do for BL8.
  - 2. Z = Data and strobe output drivers are in tri-state.
  - 3. V = A valid logic level (0 or 1), but the respective input buffer ignores level-on input
  - 4. X = "Don't Care."

#### **DLL RESET**

DLL RESET is defined by MR0[8] (see Figure 52 (page 134)). Programming MR0[8] to 1 activates the DLL RESET function. MR0[8] is self-clearing, meaning it returns to a value of 0 after the DLL RESET function has been initiated.

Anytime the DLL RESET function is initiated, CKE must be HIGH and the clock held stable for 512 (tDLLK) clock cycles before a READ command can be issued. This is to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization can result in invalid output timing specifications, such as <sup>t</sup>DQSCK timings.

# **Write Recovery**

WRITE recovery time is defined by MR0[11:9] (see Figure 52 (page 134)). Write recovery values of 5, 6, 7, 8, 10, or 12 can be used by programming MR0[11:9]. The user is re-



quired to program the correct value of write recovery, which is calculated by dividing <sup>t</sup>WR (ns) by <sup>t</sup>CK (ns) and rounding up a noninteger value to the next integer: WR (cycles) = roundup ( ${}^{t}WR (ns)/{}^{t}CK (ns)$ ).

# **Precharge Power-Down (Precharge PD)**


The precharge power-down (precharge PD) bit applies only when precharge powerdown mode is being used. When MR0[12] is set to 0, the DLL is off during precharge power-down, providing a lower standby current mode; however, <sup>t</sup>XPDLL must be satisfied when exiting. When MR0[12] is set to 1, the DLL continues to run during precharge power-down mode to enable a faster exit of precharge power-down mode; however, <sup>t</sup>XP must be satisfied when exiting (see Power-Down Mode (page 179)).

# CAS Latency (CL)

CAS latency (CL) is defined by MR0[6:4], as shown in Figure 52 (page 134). CAS latency is the delay, in clock cycles, between the internal READ command and the availability of the first bit of output data. CL can be set to 5 through 14. DDR3 SDRAM do not support half-clock latencies.

Examples of CL = 6 and CL = 8 are shown below. If an internal READ command is registered at clock edge n, and the CAS latency is m clocks, the data will be available nominally coincident with clock edge n + m. See Speed Bin Tables for the CLs supported at various operating frequencies.





1. For illustration purposes, only CL = 6 and CL = 8 are shown. Other CL values are possible.

2. Shown with nominal <sup>t</sup>DQSCK and nominal <sup>t</sup>DSDQ.




# **Mode Register 1 (MR1)**

The mode register 1 (MR1) controls additional functions and features not available in the other mode registers: Q OFF (OUTPUT DISABLE), TDQS (for the x8 configuration only), DLL ENABLE/DLL DISABLE,  $R_{\rm TT,nom}$  value (ODT), WRITE LEVELING, POSTED CAS ADDITIVE latency, and OUTPUT DRIVE STRENGTH. These functions are controlled via the bits shown in Figure 54 (page 137). The MR1 register is programmed via the MRS command and retains the stored information until it is reprogrammed, until RE-SET# goes LOW, or until the device loses power. Reprogramming the MR1 register will not alter the contents of the memory array, provided it is performed correctly.

The MR1 register must be loaded when all banks are idle and no bursts are in progress. The controller must satisfy the specified timing parameters <sup>t</sup>MRD and <sup>t</sup>MOD before initiating a subsequent operation.

Figure 54: Mode Register 1 (MR1) Definition



Notes:

- 1. MR1[18, 15:13, 10, 8] are reserved for future use and must be programmed to 0.
- 2. During write leveling, if MR1[7] and MR1[12] are 1, then all R<sub>TT,nom</sub> values are available for use
- 3. During write leveling, if MR1[7] is a 1, but MR1[12] is a 0, then only  $R_{TT,nom}$  write values are available for use.

## **DLL Enable/DLL Disable**

The DLL may be enabled or disabled by programming MR1[0] during the LOAD MODE command, as shown in Figure 54 (page 137). The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disabled the DLL for the purpose of debugging or evaluation. Enabling the DLL should always be followed by resetting the DLL using the appropriate LOAD MODE command.

If the DLL is enabled prior to entering self refresh mode, the DLL is automatically disabled when entering SELF REFRESH operation and is automatically re-enabled and reset



upon exit of SELF REFRESH operation. If the DLL is disabled prior to entering self refresh mode, the DLL remains disabled even upon exit of SELF REFRESH operation until it is re-enabled and reset.

The DRAM is not tested to check—nor does Micron warrant compliance with—normal mode timings or functionality when the DLL is disabled. An attempt has been made to have the DRAM operate in the normal mode where reasonably possible when the DLL has been disabled; however, by industry standard, a few known exceptions are defined:

- · ODT is not allowed to be used
- The output data is no longer edge-aligned to the clock
- CL and CWL can only be six clocks

When the DLL is disabled, timing and functionality can vary from the normal operation specifications when the DLL is enabled (see DLL Disable Mode (page 117)). Disabling the DLL also implies the need to change the clock frequency (see Input Clock Frequency Change (page 121)).

## **Output Drive Strength**

The DDR3 SDRAM uses a programmable impedance output buffer. The drive strength mode register setting is defined by MR1[5, 1]. RZQ/7 (34 $\Omega$  [NOM]) is the primary output driver impedance setting for DDR3 SDRAM devices. To calibrate the output driver impedance, an external precision resistor (RZQ) is connected between the ZQ ball and  $V_{SSO}$ . The value of the resistor must be 240 $\Omega$  ±1%.

The output impedance is set during initialization. Additional impedance calibration updates do not affect device operation, and all data sheet timings and current specifications are met during an update.

To meet the  $34\Omega$  specification, the output drive strength must be set to  $34\Omega$  during initialization. To obtain a calibrated output driver impedance after power-up, the DDR3 SDRAM needs a calibration command that is part of the initialization and reset procedure.

#### **OUTPUT ENABLE/DISABLE**

The OUTPUT ENABLE function is defined by MR1[12], as shown in Figure 54 (page 137). When enabled (MR1[12] = 0), all outputs (DQ, DQS, DQS#) function when in the normal mode of operation. When disabled (MR1[12] = 1), all DDR3 SDRAM outputs (DQ and DQS, DQS#) are tri-stated. The output disable feature is intended to be used during  $I_{DD}$  characterization of the READ current and during  $^t DQSS$  margining (write leveling) only.

### **TDQS Enable**

Termination data strobe (TDQS) is a feature of the x8 DDR3 SDRAM configuration that provides termination resistance ( $R_{TT}$ ) and may be useful in some system configurations. TDQS is not supported in x4 or x16 configurations. When enabled via the mode register (MR1[11]), the  $R_{TT}$  that is applied to DQS and DQS# is also applied to TDQS and TDQS#. In contrast to the RDQS function of DDR2 SDRAM, DDR3's TDQS provides the termination resistance  $R_{TT}$  only. The OUTPUT DATA STROBE function of RDQS is not provided by TDQS; thus,  $R_{ON}$  does not apply to TDQS and TDQS#. The TDQS and DM functions share the same ball. When the TDQS function is enabled via the mode register, the DM function is not supported. When the TDQS function is disabled, the DM function is pro-



vided, and the TDQS# ball is not used. The TDQS function is available in the x8 DDR3 SDRAM configuration only and must be disabled via the mode register for the x4 and x16 configurations.

#### **On-Die Termination**

ODT resistance  $R_{TT,nom}$  is defined by MR1[9, 6, 2] (see Figure 54 (page 137)). The  $R_{TT}$  termination value applies to the DQ, DM, DQS, DQS#, and TDQS, TDQS# balls. DDR3 supports multiple  $R_{TT}$  termination values based on RZQ/n where n can be 2, 4, 6, 8, or 12 and RZQ is 240 $\Omega$ .

Unlike DDR2, DDR3 ODT must be turned off prior to reading data out and must remain off during a READ burst.  $R_{TT,nom}$  termination is allowed any time after the DRAM is initialized, calibrated, and not performing read access, or when it is not in self refresh mode. Additionally, write accesses with dynamic ODT ( $R_{TT(WR)}$ ) enabled temporarily replaces  $R_{TT,nom}$  with  $R_{TT(WR)}$ .

The actual effective termination,  $R_{TT(EFF)}$ , may be different from the  $R_{TT}$  targeted due to nonlinearity of the termination. For  $R_{TT(EFF)}$  values and calculations (see On-Die Termination (ODT) (page 189)).

The ODT feature is designed to improve signal integrity of the memory channel by enabling the DDR3 SDRAM controller to independently turn on/off ODT for any or all devices. The ODT input control pin is used to determine when  $R_{TT}$  is turned on (ODTL on) and off (ODTL off), assuming ODT has been enabled via MR1[9, 6, 2].

Timings for ODT are detailed in On-Die Termination (ODT) (page 189).

#### WRITE LEVELING

The WRITE LEVELING function is enabled by MR1[7], as shown in Figure 54 (page 137). Write leveling is used (during initialization) to deskew the DQS strobe to clock offset as a result of fly-by topology designs. For better signal integrity, DDR3 SDRAM memory modules adopted fly-by topology for the commands, addresses, control signals, and clocks.

The fly-by topology benefits from a reduced number of stubs and their lengths. However, fly-by topology induces flight time skews between the clock and DQS strobe (and DQ) at each DRAM on the DIMM. Controllers will have a difficult time maintaining 'DQSS, 'DSS, and 'DSH specifications without supporting write leveling in systems which use fly-by topology-based modules. Write leveling timing and detailed operation information is provided in Write Leveling (page 123).

# **POSTED CAS ADDITIVE Latency**


POSTED CAS ADDITIVE latency (AL) is supported to make the command and data bus efficient for sustainable bandwidths in DDR3 SDRAM. MR1[4, 3] define the value of AL, as shown in Figure 55 (page 140). MR1[4, 3] enable the user to program the DDR3 SDRAM with AL = 0, CL - 1, or CL - 2.

With this feature, the DDR3 SDRAM enables a READ or WRITE command to be issued after the ACTIVATE command for that bank prior to  ${}^{t}RCD$  (MIN). The only restriction is ACTIVATE to READ or WRITE + AL  $\geq$   ${}^{t}RCD$  (MIN) must be satisfied. Assuming  ${}^{t}RCD$  (MIN) = CL, a typical application using this feature sets AL = CL - 1 ${}^{t}CK$  =  ${}^{t}RCD$  (MIN) - 1  ${}^{t}CK$ . The READ or WRITE command is held for the time of the AL before it is released internally to the DDR3 SDRAM device. READ latency (RL) is controlled by the sum of



the AL and CAS latency (CL), RL = AL + CL. WRITE latency (WL) is the sum of CAS WRITE latency and AL, WL = AL + CWL (see Mode Register 2 (MR2) (page 140)). Examples of READ and WRITE latencies are shown in Figure 55 (page 140) and Figure 57 (page 141).

Figure 55: READ Latency (AL = 5, CL = 6)




# **Mode Register 2 (MR2)**

The mode register 2 (MR2) controls additional functions and features not available in the other mode registers. These additional functions are CAS WRITE latency (CWL), AUTO SELF REFRESH (ASR), SELF REFRESH TEMPERATURE (SRT), and DYNAMIC ODT ( $R_{TT(WR)}$ ). These functions are controlled via the bits shown in Figure 56. The MR2 is programmed via the MRS command and will retain the stored information until it is programmed again or until the device loses power. Reprogramming the MR2 register will not alter the contents of the memory array, provided it is performed correctly. The MR2 register must be loaded when all banks are idle and no data bursts are in progress, and the controller must wait the specified time  $^t$ MRD and  $^t$ MOD before initiating a subsequent operation.



Figure 56: Mode Register 2 (MR2) Definition




Note: 1. MR2[18, 15:11, 8, and 2:0] are reserved for future use and must all be programmed to 0.

# **CAS WRITE Latency (CWL)**

CWL is defined by MR2[5:3] and is the delay, in clock cycles, from the releasing of the internal write to the latching of the first data in. CWL must be correctly set to the corresponding operating clock frequency (see Figure 56 (page 141)). The overall WRITE latency (WL) is equal to CWL + AL (Figure 54 (page 137)).

Figure 57: CAS WRITE Latency



# **AUTO SELF REFRESH (ASR)**

Mode register MR2[6] is used to disable/enable the ASR function. When ASR is disabled, the self refresh mode's refresh rate is assumed to be at the normal 85°C limit (sometimes referred to as 1x refresh rate). In the disabled mode, ASR requires the user to en-





sure the DRAM never exceeds a T<sub>C</sub> of 85°C while in self refresh unless the user enables the SRT feature listed below when the T<sub>C</sub> is between 85°C and 95°C.

Enabling ASR assumes the DRAM self refresh rate is changed automatically from 1x to 2x when the case temperature exceeds 85°C. This enables the user to operate the DRAM beyond the standard 85°C limit up to the optional extended temperature range of 95°C while in self refresh mode.

The standard self refresh current test specifies test conditions to normal case temperature (85°C) only, meaning if ASR is enabled, the standard self refresh current specifications do not apply (see Extended Temperature Usage (page 178)).

## **SELF REFRESH TEMPERATURE (SRT)**

Mode register MR2[7] is used to disable/enable the SRT function. When SRT is disabled, the self refresh mode's refresh rate is assumed to be at the normal 85°C limit (sometimes referred to as 1x refresh rate). In the disabled mode, SRT requires the user to ensure the DRAM never exceeds a T<sub>C</sub> of 85°C while in self refresh mode unless the user enables ASR.

When SRT is enabled, the DRAM self refresh is changed internally from 1x to 2x, regardless of the case temperature. This enables the user to operate the DRAM beyond the standard 85°C limit up to the optional extended temperature range of 95°C while in self refresh mode. The standard self refresh current test specifies test conditions to normal case temperature (85°C) only, meaning if SRT is enabled, the standard self refresh current specifications do not apply (see Extended Temperature Usage (page 178)).

#### SRT vs. ASR

If the normal case temperature limit of 85°C is not exceeded, then neither SRT nor ASR is required, and both can be disabled throughout operation. However, if the extended temperature option of 95°C is needed, the user is required to provide a 2x refresh rate during (manual) refresh and to enable either the SRT or the ASR to ensure self refresh is performed at the 2x rate.

SRT forces the DRAM to switch the internal self refresh rate from 1x to 2x. Self refresh is performed at the 2x refresh rate regardless of the case temperature.

ASR automatically switches the DRAM's internal self refresh rate from 1x to 2x. However, while in self refresh mode, ASR enables the refresh rate to automatically adjust between 1x to 2x over the supported temperature range. One other disadvantage with ASR is the DRAM cannot always switch from a 1x to a 2x refresh rate at an exact case temperature of 85°C. Although the DRAM will support data integrity when it switches from a 1x to a 2x refresh rate, it may switch at a lower temperature than 85°C.

Since only one mode is necessary, SRT and ASR cannot be enabled at the same time.

## **DYNAMIC ODT**

The dynamic ODT (R<sub>TT(WR)</sub>) feature is defined by MR2[10, 9]. Dynamic ODT is enabled when a value is selected. This new DDR3 SDRAM feature enables the ODT termination value to change without issuing an MRS command, essentially changing the ODT termination on-the-flv.

With dynamic ODT  $(R_{TT,(WR)})$  enabled, the DRAM switches from normal ODT  $(R_{TT,nom})$ to dynamic ODT (R<sub>TT(WR)</sub>) when beginning a WRITE burst and subsequently switches




back to ODT ( $R_{TT,nom}$ ) at the completion of the WRITE burst. If  $R_{TT,nom}$  is disabled, the  $R_{TT,nom}$  value will be High-Z. Special timing parameters must be adhered to when dynamic ODT ( $R_{TT(WR)}$ ) is enabled: ODTLcnw, ODTLcnw4, ODTLcnw8, ODTH4, ODTH8, and  $^tADC$ .

Dynamic ODT is only applicable during WRITE cycles. If ODT ( $R_{TT,nom}$ ) is disabled, dynamic ODT ( $R_{TT(WR)}$ ) is still permitted.  $R_{TT,nom}$  and  $R_{TT(WR)}$  can be used independent of one other. Dynamic ODT is not available during write leveling mode, regardless of the state of ODT ( $R_{TT,nom}$ ). For details on dynamic ODT operation, refer to Dynamic ODT (page 191).

# **Mode Register 3 (MR3)**

The mode register 3 (MR3) controls additional functions and features not available in the other mode registers. Currently defined is the MULTIPURPOSE REGISTER (MPR). This function is controlled via the bits shown in Figure 58 (page 143). The MR3 is programmed via the LOAD MODE command and retains the stored information until it is programmed again or until the device loses power. Reprogramming the MR3 register will not alter the contents of the memory array, provided it is performed correctly. The MR3 register must be loaded when all banks are idle and no data bursts are in progress, and the controller must wait the specified time <sup>t</sup>MRD and <sup>t</sup>MOD before initiating a subsequent operation.

Figure 58: Mode Register 3 (MR3) Definition



Notes:

- 1. MR3[18 and 15:3] are reserved for future use and must all be programmed to 0.
- 2. When MPR control is set for normal DRAM operation, MR3[1, 0] will be ignored.
- 3. Intended to be used for READ synchronization.

#### **MULTIPURPOSE REGISTER (MPR)**

The MULTIPURPOSE REGISTER function is used to output a predefined system timing calibration bit sequence. Bit 2 is the master bit that enables or disables access to the MPR register, and bits 1 and 0 determine which mode the MPR is placed in. The basic concept of the multipurpose register is shown in Figure 59 (page 144).


If MR3[2] is a 0, then the MPR access is disabled, and the DRAM operates in normal mode. However, if MR3[2] is a 1, then the DRAM no longer outputs normal read data but outputs MPR data as defined by MR3[0, 1]. If MR3[0, 1] is equal to 00, then a predefined read pattern for system calibration is selected.

To enable the MPR, the MRS command is issued to MR3, and MR3[2] = 1. Prior to issuing the MRS command, all banks must be in the idle state (all banks are precharged,



and <sup>t</sup>RP is met). When the MPR is enabled, any subsequent READ or RDAP commands are redirected to the multipurpose register. The resulting operation when either a READ or a RDAP command is issued, is defined by MR3[1:0] when the MPR is enabled (see Table 75 (page 145)). When the MPR is enabled, only READ or RDAP commands are allowed until a subsequent MRS command is issued with the MPR disabled (MR3[2] = 0). Power-down mode, self refresh, and any other nonREAD/RDAP commands are not allowed during MPR enable mode. The RESET function is supported during MPR enable mode

Figure 59: Multipurpose Register (MPR) Block Diagram



Notes:

- A predefined data pattern can be read out of the MPR with an external READ command.
- MR3[2] defines whether the data flow comes from the memory core or the MPR. When
  the data flow is defined, the MPR contents can be read out continuously with a regular
  READ or RDAP command.

**Table 74: MPR Functional Description of MR3 Bits** 

MR3[2]	MR3[1:0]	
MPR	MPR READ Function	Function
0	"Don't Care"	Normal operation, no MPR transaction
		All subsequent READs come from the DRAM memory array
		All subsequent WRITEs go to the DRAM memory array
1	A[1:0]	Enable MPR mode, subsequent READ/RDAP commands defined by bits 1 and
	(see Table 75 (page 145))	2

## **MPR Functional Description**

The MPR JEDEC definition enables either a prime DQ (DQ0 on a x4 and a x8; on a x16, DQ0 = lower byte and DQ8 = upper byte) to output the MPR data with the remaining DQs driven LOW, or for all DQs to output the MPR data . The MPR readout supports fixed READ burst and READ burst chop (MRS and OTF via A12/BC#) with regular READ latencies and AC timings applicable, provided the DLL is locked as required.



MPR addressing for a valid MPR read is as follows:

- A[1:0] must be set to 00 as the burst order is fixed per nibble
- A2 selects the burst order:
  - BL8, A2 is set to 0, and the burst order is fixed to 0, 1, 2, 3, 4, 5, 6, 7
- For burst chop 4 cases, the burst order is switched on the nibble base along with the following:
  - A2 = 0; burst order = 0, 1, 2, 3
  - -A2 = 1; burst order = 4, 5, 6, 7
- Burst order bit 0 (the first bit) is assigned to LSB, and burst order bit 7 (the last bit) is assigned to MSB
- A[9:3] are a "Don't Care"
- A10 is a "Don't Care"
- All is a "Don't Care"
- A12: Selects burst chop mode on-the-fly, if enabled within MR0
- A13 is a "Don't Care"
- BA[2:0] are a "Don't Care"

### **MPR Register Address Definitions and Bursting Order**

The MPR currently supports a single data format. This data format is a predefined read pattern for system calibration. The predefined pattern is always a repeating 0–1 bit pattern.

Examples of the different types of predefined READ pattern bursts are shown in the following figures.

**Table 75: MPR Readouts and Burst Order Bit Mapping** 

MR3[2]	MR3[1:0]	Function	Burst Length	Read A[2:0]	Burst Order and Data Pattern
1	00	READ predefined pattern for system calibration	BL8	000	Burst order: 0, 1, 2, 3, 4, 5, 6, 7 Predefined pattern: 0, 1, 0, 1, 0, 1, 0, 1
			BC4	000	Burst order: 0, 1, 2, 3 Predefined pattern: 0, 1, 0, 1
			BC4	100	Burst order: 4, 5, 6, 7 Predefined pattern: 0, 1, 0, 1
1	01	RFU	N/A	N/A	N/A
			N/A	N/A	N/A
			N/A	N/A	N/A
1	10	RFU	N/A	N/A	N/A
			N/A	N/A	N/A
			N/A	N/A	N/A




### **Table 75: MPR Readouts and Burst Order Bit Mapping (Continued)**

MR3[2]	MR3[1:0]	Function	Burst Length	Read A[2:0]	Burst Order and Data Pattern
1	11	RFU	N/A	N/A	N/A
			N/A	N/A	N/A
			N/A	N/A	N/A

Note: 1. Burst order bit 0 is assigned to LSB, and burst order bit 7 is assigned to MSB of the selected MPR agent.

# vicron

### Figure 60: MPR System Read Calibration with BL8: Fixed Burst Order Single Readout




Notes: 1. READ with BL8 either by MRS or OTF.

2. Memory controller must drive 0 on A[2:0].

Micron

1Gb: x4, x8, x16 DDR3L SDRAM Mode Register 3 (MR3)


Figure 61: MPR System Read Calibration with BL8: Fixed Burst Order, Back-to-Back Readout



Notes: 1. READ with BL8 either by MRS or OTF.


2. Memory controller must drive 0 on A[2:0].

Figure 62: MPR System Read Calibration with BC4: Lower Nibble, Then Upper Nibble



- Notes: 1. READ with BC4 either by MRS or OTF.
  - 2. Memory controller must drive 0 on A[1:0].
  - 3. A2 = 0 selects lower 4 nibble bits  $0 \dots 3$ .
  - 4. A2 = 1 selects upper 4 nibble bits  $4 \dots 7$ .

Figure 63: MPR System Read Calibration with BC4: Upper Nibble, Then Lower Nibble



Notes: 1. READ with BC4 either by MRS or OTF.

- 2. Memory controller must drive 0 on A[1:0].
- 3. A2 = 1 selects upper 4 nibble bits  $4 \dots 7$ .
- 4. A2 = 0 selects lower 4 nibble bits  $0 \dots 3$ .



### **MPR Read Predefined Pattern**

The predetermined read calibration pattern is a fixed pattern of 0, 1, 0, 1, 0, 1, 0, 1. The following is an example of using the read out predetermined read calibration pattern. The example is to perform multiple reads from the multipurpose register to do system level read timing calibration based on the predetermined and standardized pattern.

The following protocol outlines the steps used to perform the read calibration:

- 1. Precharge all banks
- 2. After <sup>t</sup>RP is satisfied, set MRS, MR3[2] = 1 and MR3[1:0] = 00. This redirects all subsequent reads and loads the predefined pattern into the MPR. As soon as <sup>t</sup>MRD and <sup>t</sup>MOD are satisfied, the MPR is available
- 3. Data WRITE operations are not allowed until the MPR returns to the normal DRAM state
- 4. Issue a read with burst order information (all other address pins are "Don't Care"):
  - A[1:0] = 00 (data burst order is fixed starting at nibble)
  - A2 = 0 (for BL8, burst order is fixed as 0, 1, 2, 3, 4, 5, 6, 7)
  - A12 = 1 (use BL8)
- 5. After RL = AL + CL, the DRAM bursts out the predefined read calibration pattern (0, 1, 0, 1, 0, 1, 0, 1)
- 6. The memory controller repeats the calibration reads until read data capture at memory controller is optimized
- 7. After the last MPR READ burst and after <sup>t</sup>MPRR has been satisfied, issue MRS, MR3[2] = 0, and MR3[1:0] = "Don't Care" to the normal DRAM state. All subsequent read and write accesses will be regular reads and writes from/to the DRAM array
- 8. When <sup>t</sup>MRD and <sup>t</sup>MOD are satisfied from the last MRS, the regular DRAM commands (such as activate a memory bank for regular read or write access) are permitted

### **MODE REGISTER SET (MRS) Command**

The mode registers are loaded via inputs BA[2:0], A[13:0]. BA[2:0] determine which mode register is programmed:

- BA2 = 0, BA1 = 0, BA0 = 0 for MR0
- BA2 = 0, BA1 = 0, BA0 = 1 for MR1
- BA2 = 0, BA1 = 1, BA0 = 0 for MR2
- BA2 = 0, BA1 = 1, BA0 = 1 for MR3

The MRS command can only be issued (or re-issued) when all banks are idle and in the precharged state ( ${}^{t}$ RP is satisfied and no data bursts are in progress). The controller must wait the specified time  ${}^{t}$ MRD before initiating a subsequent operation such as an ACTIVATE command (see Figure 50 (page 132)). There is also a restriction after issuing an MRS command with regard to when the updated functions become available. This parameter is specified by  ${}^{t}$ MOD. Both  ${}^{t}$ MRD and  ${}^{t}$ MOD parameters are shown in Figure 50 (page 132) and Figure 51 (page 133). Violating either of these requirements will result in unspecified operation.



### **ZQ CALIBRATION Operation**

The ZQ CALIBRATION command is used to calibrate the DRAM output drivers ( $R_{ON}$ ) and ODT values ( $R_{TT}$ ) over process, voltage, and temperature, provided a dedicated 240 $\Omega$  (±1%) external resistor is connected from the DRAM's ZQ ball to  $V_{SSQ}$ .


DDR3 SDRAM require a longer time to calibrate  $R_{ON}$  and ODT at power-up initialization and self refresh exit, and a relatively shorter time to perform periodic calibrations. DDR3 SDRAM defines two ZQ CALIBRATION commands: ZQCL and ZQCS. An example of ZQ calibration timing is shown below.

All banks must be precharged and <sup>t</sup>RP must be met before ZQCL or ZQCS commands can be issued to the DRAM. No other activities (other than issuing another ZQCL or ZQCS command) can be performed on the DRAM channel by the controller for the duration of <sup>t</sup>ZQinit or <sup>t</sup>ZQoper. The quiet time on the DRAM channel helps accurately calibrate R<sub>ON</sub> and ODT. After DRAM calibration is achieved, the DRAM should disable the ZQ ball's current consumption path to reduce power.

ZQ CALIBRATION commands can be issued in parallel to DLL RESET and locking time. Upon self refresh exit, an explicit ZQCL is required if ZQ calibration is desired.

In dual-rank systems that share the ZQ resistor between devices, the controller must not enable overlap of <sup>t</sup>ZQinit, <sup>t</sup>ZQoper, or <sup>t</sup>ZQCS between ranks.

Figure 64: ZQ CALIBRATION Timing (ZQCL and ZQCS)



Notes: 1. CKE must be continuously registered HIGH during the calibration procedure.

- 2. ODT must be disabled via the ODT signal or the MRS during the calibration procedure.
- 3. All devices connected to the DQ bus should be High-Z during calibration.



### **ACTIVATE Operation**

Before any READ or WRITE commands can be issued to a bank within the DRAM, a row in that bank must be opened (activated). This is accomplished via the ACTIVATE command, which selects both the bank and the row to be activated.


After a row is opened with an ACTIVATE command, a READ or WRITE command may be issued to that row, subject to the  ${}^{t}RCD$  specification. However, if the additive latency is programmed correctly, a READ or WRITE command may be issued prior to  ${}^{t}RCD$  (MIN). In this operation, the DRAM enables a READ or WRITE command to be issued after the ACTIVATE command for that bank, but prior to  ${}^{t}RCD$  (MIN) with the requirement that (ACTIVATE-to-READ/WRITE) + AL  $\geq$   ${}^{t}RCD$  (MIN) (see Posted CAS Additive Latency).  ${}^{t}RCD$  (MIN) should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVATE command on which a READ or WRITE command can be entered. The same procedure is used to convert other specification limits from time units to clock cycles.

When at least one bank is open, any READ-to-READ command delay or WRITE-to-WRITE command delay is restricted to <sup>t</sup>CCD (MIN).

A subsequent ACTIVATE command to a different row in the same bank can only be issued after the previous active row has been closed (precharged). The minimum time interval between successive ACTIVATE commands to the same bank is defined by <sup>t</sup>RC.


A subsequent ACTIVATE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVATE commands to different banks is defined by <sup>t</sup>RRD. No more than four bank ACTIVATE commands may be issued in a given <sup>t</sup>FAW (MIN) period, and the <sup>t</sup>RRD (MIN) restriction still applies. The <sup>t</sup>FAW (MIN) parameter applies, regardless of the number of banks already opened or closed.

Figure 65: Example: Meeting <sup>t</sup>RRD (MIN) and <sup>t</sup>RCD (MIN)





### Figure 66: Example: <sup>t</sup>FAW






### **READ Operation**

READ bursts are initiated with a READ command. The starting column and bank addresses are provided with the READ command and auto precharge is either enabled or disabled for that burst access. If auto precharge is enabled, the row being accessed is automatically precharged at the completion of the burst. If auto precharge is disabled, the row will be left open after the completion of the burst.

During READ bursts, the valid data-out element from the starting column address is available READ latency (RL) clocks later. RL is defined as the sum of posted CAS additive latency (AL) and CAS latency (CL) (RL = AL + CL). The value of AL and CL is programmable in the mode register via the MRS command. Each subsequent data-out element is valid nominally at the next positive or negative clock edge (that is, at the next crossing of CK and CK#). Figure 67 shows an example of RL based on a CL setting of 8 and an AL setting of 0.

### Figure 67: READ Latency



Notes: 1. DO n = data-out from column n.

2. Subsequent elements of data-out appear in the programmed order following DO n.

DQS, DQS# is driven by the DRAM along with the output data. The initial LOW state on DQS and HIGH state on DQS# is known as the READ preamble (<sup>t</sup>RPRE). The LOW state on DQS and the HIGH state on DQS#, coincident with the last data-out element, is known as the READ postamble (<sup>t</sup>RPST). Upon completion of a burst, assuming no other commands have been initiated, the DQ goes High-Z. A detailed explanation of <sup>t</sup>DQSQ (valid data-out skew), <sup>t</sup>QH (data-out window hold), and the valid data window are depicted in Figure 78 (page 163). A detailed explanation of <sup>t</sup>DQSCK (DQS transition skew to CK) is also depicted in Figure 78 (page 163).

Data from any READ burst may be concatenated with data from a subsequent READ command to provide a continuous flow of data. The first data element from the new burst follows the last element of a completed burst. The new READ command should be issued <sup>t</sup>CCD cycles after the first READ command. This is shown for BL8 in Figure 68 (page 157). If BC4 is enabled, <sup>t</sup>CCD must still be met, which will cause a gap in the data output, as shown in Figure 69 (page 157). Nonconsecutive READ data is reflected in






Figure 70 (page 158). DDR3 SDRAM does not allow interrupting or truncating any READ burst.

Data from any READ burst must be completed before a subsequent WRITE burst is allowed. An example of a READ burst followed by a WRITE burst for BL8 is shown in Figure 71 (page 158) (BC4 is shown in Figure 72 (page 159)). To ensure the READ data is completed before the WRITE data is on the bus, the minimum READ-to-WRITE timing is  $RL + {}^{t}CCD - WL + 2{}^{t}CK$ .

A READ burst may be followed by a PRECHARGE command to the same bank, provided auto precharge is not activated. The minimum READ-to-PRECHARGE command spacing to the same bank is four clocks and must also satisfy a minimum analog time from the READ command. This time is called <sup>†</sup>RTP (READ-to-PRECHARGE). <sup>†</sup>RTP starts AL cycles later than the READ command. Examples for BL8 are shown in Figure 73 (page 159) and BC4 in Figure 74 (page 160). Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until <sup>†</sup>RP is met. The PRECHARGE command followed by another PRECHARGE command to the same bank is allowed. However, the precharge period will be determined by the last PRECHARGE command issued to the bank.

If A10 is HIGH when a READ command is issued, the READ with auto precharge function is engaged. The DRAM starts an auto precharge operation on the rising edge, which is AL +  $^{\rm t}$ RTP cycles after the READ command. DRAM support a  $^{\rm t}$ RAS lockout feature (see Figure 76 (page 160)). If  $^{\rm t}$ RAS (MIN) is not satisfied at the edge, the starting point of the auto precharge operation will be delayed until  $^{\rm t}$ RAS (MIN) is satisfied. If  $^{\rm t}$ RTP (MIN) is not satisfied at the edge, the starting point of the auto precharge operation is delayed until  $^{\rm t}$ RTP (MIN) is satisfied. In case the internal precharge is pushed out by  $^{\rm t}$ RTP,  $^{\rm t}$ RP starts at the point at which the internal precharge happens (not at the next rising clock edge after this event). The time from READ with auto precharge to the next ACTIVATE command to the same bank is AL + ( $^{\rm t}$ RTP +  $^{\rm t}$ RP)\*, where \* means rounded up to the next integer. In any event, internal precharge does not start earlier than four clocks after the last 8*n*-bit prefetch.


### Figure 68: Consecutive READ Bursts (BL8)



Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.

- 2. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ command at T0 and T4.
- 3. DO n (or b) = data-out from column n (or column b).
- 4. BL8, RL = 5 (CL = 5, AL = 0).

### Figure 69: Consecutive READ Bursts (BC4)




Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.

2. The BC4 setting is activated by either MR0[1:0] = 10 or MR0[1:0] = 01 and A12 = 0 during READ command at T0 and T4.

- 3. DO n (or b) = data-out from column n (or column b).
- 4. BC4, RL = 5 (CL = 5, AL = 0).



### **Figure 70: Nonconsecutive READ Bursts**




Transitioning Data Don't Care

1Gb: x4, x8, x16 DDR3L SDRAM READ Operation

Notes: 1. AL = 0, RL = 8.

- 2. DO n (or b) = data-out from column n (or column b).
- 3. Seven subsequent elements of data-out appear in the programmed order following DO n.
- 4. Seven subsequent elements of data-out appear in the programmed order following DO b.


### Figure 71: READ (BL8) to WRITE (BL8)



- Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
  - 2. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during the READ command at T0, and the WRITE command at T6.
  - 3. DO n = data-out from column, DI b = data-in for column b.
  - 4. BL8, RL = 5 (AL = 0, CL = 5), WL = 5 (AL = 0, CWL = 5).


1Gb: x4, x8, x16 DDR3L SDRAM READ Operation

### Figure 72: READ (BC4) to WRITE (BC4) OTF




- Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
  - 2. The BC4 OTF setting is activated by MR0[1:0] and A12 = 0 during READ command at T0 and WRITE command at T4.
  - 3. DO n = data-out from column n; DI n = data-in from column b.
  - 4. BC4, RL = 5 (AL 0, CL = 5), WL = 5 (AL = 0, CWL = 5).


### Figure 73: READ to PRECHARGE (BL8)




## Figure 74: READ to PRECHARGE (BC4)



### Figure 75: READ to PRECHARGE (AL = 5, CL = 6)



### Figure 76: READ with Auto Precharge (AL = 4, CL = 6)



1Gb: x4, x8, x16 DDR3L SDRAM
READ Operation

Micron Technology, Inc. reserves the right to change products or specifications without notice © 2008 Micron Technology, Inc. All rights reserved



# 1Gb: x4, x8, x16 DDR3L SDRAM READ Operation


DQS to DQ output timing is shown in Figure 77 (page 162). The DQ transitions between valid data outputs must be within <sup>t</sup>DQSQ of the crossing point of DQS, DQS#. DQS must also maintain a minimum HIGH and LOW time of <sup>t</sup>QSH and <sup>t</sup>QSL. Prior to the READ preamble, the DQ balls will either be floating or terminated, depending on the status of the ODT signal.

Figure 78 (page 163) shows the strobe-to-clock timing during a READ. The crossing point DQS, DQS# must transition within  $\pm^t$ DQSCK of the clock crossing point. The data out has no timing relationship to CK, only to DQS, as shown in Figure 78 (page 163).

Figure 78 (page 163) also shows the READ preamble and postamble. Typically, both DQS and DQS# are High-Z to save power ( $V_{DDQ}$ ). Prior to data output from the DRAM, DQS is driven LOW and DQS# is HIGH for <sup>t</sup>RPRE. This is known as the READ preamble.

The READ postamble, <sup>t</sup>RPST, is one half clock from the last DQS, DQS# transition. During the READ postamble, DQS is driven LOW and DQS# is HIGH. When complete, the DQ is disabled or continues terminating, depending on the state of the ODT signal. Figure 81 (page 165) demonstrates how to measure <sup>t</sup>RPST.

Figure 77: Data Output Timing – <sup>t</sup>DQSQ and Data Valid Window



Don't Care

- Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
  - 2. The BL8 setting is activated by either MR0[1, 0] = 0, 0 or MR0[0, 1] = 0, 1 and A12 = 1 during READ command at T0.
  - 3. DO n = data-out from column n.
  - 4. BL8, RL = 5 (AL = 0, CL = 5).
  - 5. Output timings are referenced to  $V_{\mbox{\scriptsize DDQ}}/2$  and DLL on and locked.
  - 6. <sup>t</sup>DQSQ defines the skew between DQS, DQS# to data and does not define DQS, DQS# to CK.
  - 7. Early data transitions may not always happen at the same DQ. Data transitions of a DQ can be early or late within a burst.



<sup>t</sup>HZ and <sup>t</sup>LZ transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level that specifies when the device output is no longer driving <sup>t</sup>HZDQS and <sup>t</sup>HZDQ, or begins driving <sup>t</sup>LZDQS, <sup>t</sup>LZDQ. Figure 79 (page 164) shows a method of calculating the point when the device is no longer driving <sup>t</sup>HZDQS and <sup>t</sup>HZDQ, or begins driving <sup>t</sup>LZDQS, <sup>t</sup>LZDQ, by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters <sup>t</sup>LZDQS, <sup>t</sup>LZDQ, <sup>t</sup>HZDQS, and <sup>t</sup>HZDQ are defined as single-ended.

Figure 78: Data Strobe Timing - READs







Figure 79: Method for Calculating <sup>t</sup>LZ and <sup>t</sup>HZ



<sup>t</sup>HZDQS, <sup>t</sup>HZDQ end point = 2 × T1 - T2

 $^{t}$ LZDQS,  $^{t}$ LZDQ begin point = 2 × T1 - T2

- Notes: 1. Within a burst, the rising strobe edge is not necessarily fixed at <sup>t</sup>DQSCK (MIN) or <sup>t</sup>DQSCK (MAX). Instead, the rising strobe edge can vary between <sup>t</sup>DQSCK (MIN) and <sup>t</sup>DQSCK
  - 2. The DQS HIGH pulse width is defined by <sup>t</sup>QSH, and the DQS LOW pulse width is defined by <sup>t</sup>QSL. Likewise, <sup>t</sup>LZDQS (MIN) and <sup>t</sup>HZDQS (MIN) are not tied to <sup>t</sup>DQSCK (MIN) (early strobe case), and tLZDQS (MAX) and tHZDQS (MAX) are not tied to tDQSCK (MAX) (late strobe case); however, they tend to track one another.
  - 3. The minimum pulse width of the READ preamble is defined by <sup>t</sup>RPRE (MIN). The minimum pulse width of the READ postamble is defined by <sup>t</sup>RPST (MIN).

Figure 80: <sup>t</sup>RPRE Timing







Figure 81: <sup>t</sup>RPST Timing





### **WRITE Operation**

WRITE bursts are initiated with a WRITE command. The starting column and bank addresses are provided with the WRITE command, and auto precharge is either enabled or disabled for that access. If auto precharge is selected, the row being accessed is precharged at the end of the WRITE burst. If auto precharge is not selected, the row will remain open for subsequent accesses. After a WRITE command has been issued, the WRITE burst may not be interrupted. For the generic WRITE commands used in Figure 84 (page 168) through Figure 92 (page 173), auto precharge is disabled.

During WRITE bursts, the first valid data-in element is registered on a rising edge of DQS following the WRITE latency (WL) clocks later and subsequent data elements will be registered on successive edges of DQS. WRITE latency (WL) is defined as the sum of posted CAS additive latency (AL) and CAS WRITE latency (CWL): WL = AL + CWL. The values of AL and CWL are programmed in the MR0 and MR2 registers, respectively. Prior to the first valid DQS edge, a full cycle is needed (including a dummy crossover of DQS, DQS#) and specified as the WRITE preamble shown in Figure 84 (page 168). The half cycle on DQS following the last data-in element is known as the WRITE postamble.

The time between the WRITE command and the first valid edge of DQS is WL clocks  $\pm^t$ DQSS. Figure 85 (page 169) through Figure 92 (page 173) show the nominal case where  $^t$ DQSS = 0ns; however, Figure 84 (page 168) includes  $^t$ DQSS (MIN) and  $^t$ DQSS (MAX) cases.

Data may be masked from completing a WRITE using data mask. The data mask occurs on the DM ball aligned to the WRITE data. If DM is LOW, the WRITE completes normally. If DM is HIGH, that bit of data is masked.

Upon completion of a burst, assuming no other commands have been initiated, the DQ will remain High-Z, and any additional input data will be ignored.

Data for any WRITE burst may be concatenated with a subsequent WRITE command to provide a continuous flow of input data. The new WRITE command can be <sup>t</sup>CCD clocks following the previous WRITE command. The first data element from the new burst is applied after the last element of a completed burst. Figure 85 (page 169) and Figure 86 (page 169) show concatenated bursts. An example of nonconsecutive WRITEs is shown in Figure 87 (page 170).

Data for any WRITE burst may be followed by a subsequent READ command after <sup>t</sup>WTR has been met (see Figure 88 (page 170), Figure 89 (page 171), and Figure 90 (page 172)).

Data for any WRITE burst may be followed by a subsequent PRECHARGE command, providing <sup>t</sup>WR has been met, as shown in Figure 91 (page 173) and Figure 92 (page 173).

Both <sup>t</sup>WTR and <sup>t</sup>WR starting time may vary, depending on the mode register settings (fixed BC4, BL8 versus OTF).



Figure 82: tWPRE Timing






Figure 83: tWPST Timing






### **Figure 84: WRITE Burst**



Notes:


- 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 2. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during the WRITE command at T0.
- 3. DI n = data-in for column n.
- 4. BL8, WL = 5 (AL = 0, CWL = 5).
- 5. <sup>t</sup>DQSS must be met at each rising clock edge.
- 6. <sup>t</sup>WPST is usually depicted as ending at the crossing of DQS, DQS#; however, <sup>t</sup>WPST actually ends when DQS no longer drives LOW and DQS# no longer drives HIGH.

Figure 85: Consecutive WRITE (BL8) to WRITE (BL8)



- Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
  - 2. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during the WRITE commands at T0 and T4.
  - 3. DI n (or b) = data-in for column n (or column b).
  - 4. BL8, WL = 5 (AL = 0, CWL = 5).

Figure 86: Consecutive WRITE (BC4) to WRITE (BC4) via OTF



Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.


- 2. BC4, WL = 5 (AL = 0, CWL = 5).
- 3. DI n (or b) = data-in for column n (or column b).
- 4. The BC4 setting is activated by MR0[1:0] = 01 and A12 = 0 during the WRITE command at T0 and T4.
- 5. If set via MRS (fixed) <sup>t</sup>WR and <sup>t</sup>WTR would start T11 (2 cycles earlier).





# Technology, Inc. reserves the right to change products or specifications without notice. © 2008 Micron Technology, Inc. All rights reserved.


### **Figure 87: Nonconsecutive WRITE to WRITE**



Notes: 1. DI n (or b) = data-in for column n (or column b).

- 2. Seven subsequent elements of data-in are applied in the programmed order following DO n.
- 3. Each WRITE command may be to any bank.
- 4. Shown for WL = 7 (CWL = 7, AL = 0).

### Figure 88: WRITE (BL8) to READ (BL8)



Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.


2. tWTR controls the WRITE-to-READ delay to the same device and starts with the first rising clock edge after the last write data shown at T9.

- 3. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and MR0[12] = 1 during the WRITE command at T0. The READ command at Ta0 can be either BC4 or BL8, depending on MR0[1:0] and the A12 status at Ta0.
- 4. DI n = data-in for column n.
- 5. RL = 5 (AL = 0, CL = 5), WL = 5 (AL = 0, CWL = 5).



### Figure 89: WRITE to READ (BC4 Mode Register Setting)






- Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
  - 2. tWTR controls the WRITE-to-READ delay to the same device and starts with the first rising clock edge after the last write data shown at T7.
  - 3. The fixed BC4 setting is activated by MR0[1:0] = 10 during the WRITE command at T0 and the READ command at Ta0.
  - 4. DI n = data-in for column n.
  - 5. BC4 (fixed), WL = 5 (AL = 0, CWL = 5), RL = 5 (AL = 0, CL = 5).

### Figure 90: WRITE (BC4 OTF) to READ (BC4 OTF)






- Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
  - 2. <sup>t</sup>WTR controls the WRITE-to-READ delay to the same device and starts after <sup>t</sup>BL.
  - 3. The BC4 OTF setting is activated by MR0[1:0] = 01 and A12 = 0 during the WRITE command at T0 and the READ command at Tn.
  - 4. DI n = data-in for column n.
  - 5. BC4, RL = 5 (AL = 0, CL = 5), WL = 5 (AL = 0, CWL = 5).




Figure 91: WRITE (BL8) to PRECHARGE



- Notes: 1. DI n = data-in from column n.
  - 2. Seven subsequent elements of data-in are applied in the programmed order following DO n.
  - 3. Shown for WL = 7 (AL = 0, CWL = 7).

Figure 92: WRITE (BC4 Mode Register Setting) to PRECHARGE




Notes:

- 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 2. The write recovery time (tWR) is referenced from the first rising clock edge after the last write data is shown at T7. tWR specifies the last burst WRITE cycle until the PRECHARGE command can be issued to the same bank.
- 3. The fixed BC4 setting is activated by MR0[1:0] = 10 during the WRITE command at T0.
- 4. DI n = data-in for column n.
- 5. BC4 (fixed), WL = 5, RL = 5.



Figure 93: WRITE (BC4 OTF) to PRECHARGE



Notes

- 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 2. The write recovery time (twR) is referenced from the rising clock edge at T9. twR specifies the last burst WRITE cycle until the PRECHARGE command can be issued to the same bank
- 3. The BC4 setting is activated by MR0[1:0] = 01 and A12 = 0 during the WRITE command at T0.
- 4. DI n = data-in for column n.
- 5. BC4 (OTF), WL = 5, RL = 5.

### **DQ Input Timing**

Figure 84 (page 168) shows the strobe-to-clock timing during a WRITE burst. DQS, DQS# must transition within 0.25<sup>t</sup>CK of the clock transitions, as limited by <sup>t</sup>DQSS. All data and data mask setup and hold timings are measured relative to the DQS, DQS# crossing, not the clock crossing.


The WRITE preamble and postamble are also shown in Figure 84 (page 168). One clock prior to data input to the DRAM, DQS must be HIGH and DQS# must be LOW. Then for a half clock, DQS is driven LOW (DQS# is driven HIGH) during the WRITE preamble, 'WPRE. Likewise, DQS must be kept LOW by the controller after the last data is written to the DRAM during the WRITE postamble, 'WPST.

Data setup and hold times are also shown in Figure 84 (page 168). All setup and hold times are measured from the crossing points of DQS and DQS#. These setup and hold values pertain to data input and data mask input.

Additionally, the half period of the data input strobe is specified by <sup>t</sup>DQSH and <sup>t</sup>DQSL.



### **Figure 94: Data Input Timing**





### PRECHARGE Operation

Input A10 determines whether one bank or all banks are to be precharged and, in the case where only one bank is to be precharged, inputs BA[2:0] select the bank.

When all banks are to be precharged, inputs BA[2:0] are treated as "Don't Care." After a bank is precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued.

### **SELF REFRESH Operation**

The SELF REFRESH operation is initiated like a REFRESH command except CKE is LOW. The DLL is automatically disabled upon entering SELF REFRESH and is automatically enabled and reset upon exiting SELF REFRESH.

All power supply inputs (including  $V_{REFCA}$  and  $V_{REFDQ}$ ) must be maintained at valid levels upon entry/exit and during self refresh mode operation.  $V_{REFDQ}$  may float or not drive  $V_{DDO}/2$  while in self refresh mode under certain conditions:

- $V_{SS} < V_{REFDQ} < V_{DD}$  is maintained.
- V<sub>REFDO</sub> is valid and stable prior to CKE going back HIGH.
- The first WRITE operation may not occur earlier than 512 clocks after V<sub>REFDO</sub> is valid.
- All other self refresh mode exit timing requirements are met.

The DRAM must be idle with all banks in the precharge state ( ${}^{t}$ RP is satisfied and no bursts are in progress) before a self refresh entry command can be issued. ODT must also be turned off before self refresh entry by registering the ODT ball LOW prior to the self refresh entry command (see On-Die Termination (ODT) (for timing requirements). If  $R_{TT,nom}$  and  $R_{TT(WR)}$  are disabled in the mode registers, ODT can be a "Don't Care." After the self refresh entry command is registered, CKE must be held LOW to keep the DRAM in self refresh mode.


After the DRAM has entered self refresh mode, all external control signals, except CKE and RESET#, are "Don't Care." The DRAM initiates a minimum of one REFRESH command internally within the <sup>t</sup>CKE period when it enters self refresh mode.

The requirements for entering and exiting self refresh mode depend on the state of the clock during self refresh mode. First and foremost, the clock must be stable (meeting <sup>t</sup>CK specifications) when self refresh mode is entered. If the clock remains stable and the frequency is not altered while in self refresh mode, then the DRAM is allowed to exit self refresh mode after <sup>t</sup>CKESR is satisfied (CKE is allowed to transition HIGH <sup>t</sup>CKESR later than when CKE was registered LOW). Since the clock remains stable in self refresh mode (no frequency change), <sup>t</sup>CKSRE and <sup>t</sup>CKSRX are not required. However, if the clock is altered during self refresh mode (if it is turned-off or its frequency changes), then <sup>t</sup>CKSRE and <sup>t</sup>CKSRX must be satisfied. When entering self refresh mode, <sup>t</sup>CKSRE must be satisfied prior to altering the clock's frequency. Prior to exiting self refresh mode, <sup>t</sup>CKSRX must be satisfied prior to registering CKE HIGH.

When CKE is HIGH during self refresh exit, NOP or DES must be issued for <sup>t</sup>XS time. <sup>t</sup>XS is required for the completion of any internal refresh already in progress and must be satisfied before a valid command not requiring a locked DLL can be issued to the device. <sup>t</sup>XS is also the earliest time self refresh re-entry may occur. Before a command requiring a locked DLL can be applied, a ZQCL command must be issued, <sup>t</sup>ZQOPER timing must be met, and <sup>t</sup>XSDLL must be satisfied. ODT must be off during <sup>t</sup>XSDLL.



Figure 95: Self Refresh Entry/Exit Timing



- Notes: 1. The clock must be valid and stable, meeting <sup>t</sup>CK specifications at least <sup>t</sup>CKSRE after entering self refresh mode, and at least <sup>t</sup>CKSRX prior to exiting self refresh mode, if the clock is stopped or altered between states Ta0 and Tb0. If the clock remains valid and unchanged from entry and during self refresh mode, then <sup>t</sup>CKSRE and <sup>t</sup>CKSRX do not apply; however, <sup>t</sup>CKESR must be satisfied prior to exiting at SRX.
  - 2. ODT must be disabled and  $R_{TT}$  off prior to entering self refresh at state T1. If both R<sub>TT,nom</sub> and R<sub>TT(WR)</sub> are disabled in the mode registers, ODT can be a "Don't Care."
  - 3. Self refresh entry (SRE) is synchronous via a REFRESH command with CKE LOW.
  - 4. A NOP or DES command is required at T2 after the SRE command is issued prior to the inputs becoming "Don't Care."
  - 5. NOP or DES commands are required prior to exiting self refresh mode until state Te0.
  - 6. tXS is required before any commands not requiring a locked DLL.
  - 7. tXSDLL is required before any commands requiring a locked DLL.
  - 8. The device must be in the all banks idle state prior to entering self refresh mode. For example, all banks must be precharged, <sup>t</sup>RP must be met, and no data bursts can be in progress.
  - 9. Self refresh exit is asynchronous; however, <sup>t</sup>XS and <sup>t</sup>XSDLL timings start at the first rising clock edge where CKE HIGH satisfies <sup>t</sup>ISXR at Tc1. <sup>t</sup>CKSRX timing is also measured so that <sup>t</sup>ISXR is satisfied at Tc1.



### **Extended Temperature Usage**

Micron's DDR3 SDRAM support the optional extended case temperature ( $T_C$ ) range of 0°C to 95°C. Thus, the SRT and ASR options must be used at a minimum.

The extended temperature range DRAM must be refreshed externally at 2x (double refresh) anytime the case temperature is above 85°C (and does not exceed 95°C). The external refresh requirement is accomplished by reducing the refresh period from 64ms to 32ms. However, self refresh mode requires either ASR or SRT to support the extended temperature. Thus, either ASR or SRT must be enabled when  $T_{\rm C}$  is above 85°C or self refresh cannot be used until  $T_{\rm C}$  is at or below 85°C. Table 76 summarizes the two extended temperature options and Table 77 summarizes how the two extended temperature options relate to one another.

**Table 76: Self Refresh Temperature and Auto Self Refresh Description** 

Field	MR2 Bits	Description			
Self Re	Self Refresh Temperature (SRT)				
SRT	7	If ASR is disabled (MR2[6] = 0), SRT must be programmed to indicate T <sub>OPER</sub> during self refresh:  *MR2[7] = 0: Normal operating temperature range (0°C to 85°C)  *MR2[7] = 1: Extended operating temperature range (0°C to 95°C)  If ASR is enabled (MR2[7] = 1), SRT must be set to 0, even if the extended temperature range is supported  *MR2[7] = 0: SRT is disabled			
Auto Se	elf Refresh (A	NSR)			
ASR	6	When ASR is enabled, the DRAM automatically provides SELF REFRESH power management functions, (refresh rate for all supported operating temperature values)  * MR2[6] = 1: ASR is enabled (M7 must = 0)  When ASR is not enabled, the SRT bit must be programmed to indicate T <sub>OPER</sub> during SELF REFRESH operation  * MR2[6] = 0: ASR is disabled; must use manual self refresh temperature (SRT)			

### **Table 77: Self Refresh Mode Summary**

MR2[6] (ASR)	MR2[7] (SRT)	SELF REFRESH Operation	Permitted Operating Temperature Range for Self Refresh Mode
0	0	Self refresh mode is supported in the normal temperature range	Normal (0°C to 85°C)
0	1	Self refresh mode is supported in normal and extended temper- ature ranges; When SRT is enabled, it increases self refresh power consumption	Normal and extended (0°C to 95°C)
1	0	Self refresh mode is supported in normal and extended temperature ranges; Self refresh power consumption may be temperature-dependent	Normal and extended (0°C to 95°C)
1	1	Illegal	



### **Power-Down Mode**

Power-down is synchronously entered when CKE is registered LOW coincident with a NOP or DES command. CKE is not allowed to go LOW while an MRS, MPR, ZQCAL, READ, or WRITE operation is in progress. CKE is allowed to go LOW while any of the other legal operations (such as ROW ACTIVATION, PRECHARGE, auto precharge, or REFRESH) are in progress. However, the power-down  $\rm I_{DD}$  specifications are not applicable until such operations have completed. Depending on the previous DRAM state and the command issued prior to CKE going LOW, certain timing constraints must be satisfied (as noted in Table 78). Timing diagrams detailing the different power-down mode entry and exits are shown in Figure 96 (page 181) through Figure 105 (page 185).

**Table 78: Command to Power-Down Entry Parameters** 

DRAM Status	Last Command Prior to CKE LOW <sup>1</sup>	Parameter (Min)	Parameter Value	Figure
Idle or active	ACTIVATE	<sup>t</sup> ACTPDEN	1 <sup>t</sup> CK	Figure 103 (page 184)
Idle or active	PRECHARGE	<sup>t</sup> PRPDEN	1 <sup>t</sup> CK	Figure 104 (page 185)
Active	READ or READAP	<sup>t</sup> RDPDEN	RL + 4 <sup>t</sup> CK + 1 <sup>t</sup> CK	Figure 99 (page 182)
Active	WRITE: BL8OTF, BL8MRS, BC4OTF	<sup>t</sup> WRPDEN	WL + 4 <sup>t</sup> CK + <sup>t</sup> WR/ <sup>t</sup> CK	Figure 100 (page 183)
Active	WRITE: BC4MRS		WL + 2 <sup>t</sup> CK + <sup>t</sup> WR/ <sup>t</sup> CK	Figure 100 (page 183)
Active	WRITEAP: BL8OTF, BL8MRS, BC4OTF	<sup>t</sup> WRAPDEN	WL + 4 <sup>t</sup> CK + WR + 1 <sup>t</sup> CK	Figure 101 (page 183)
Active	WRITEAP: BC4MRS		WL + 2 <sup>t</sup> CK + WR + 1 <sup>t</sup> CK	Figure 101 (page 183)
Idle	REFRESH	<sup>t</sup> REFPDEN	1 <sup>t</sup> CK	Figure 102 (page 184)
Power-down	REFRESH	tXPDLL	Greater of 10 <sup>t</sup> CK or 24ns	Figure 106 (page 186)
Idle	MODE REGISTER SET	<sup>t</sup> MRSPDEN	<sup>t</sup> MOD	Figure 105 (page 185)

Note: 1. If slow-exit mode precharge power-down is enabled and entered, ODT becomes asynchronous <sup>†</sup>ANPD prior to CKE going LOW and remains asynchronous until <sup>†</sup>ANPD + <sup>†</sup>XPDLL after CKE goes HIGH.

Entering power-down disables the input and output buffers, excluding CK, CK#, ODT, CKE, and RESET#. NOP or DES commands are required until <sup>t</sup>CPDED has been satisfied, at which time all specified input/output buffers are disabled. The DLL should be in a locked state when power-down is entered for the fastest power-down exit timing. If the DLL is not locked during power-down entry, the DLL must be reset after exiting power-down mode for proper READ operation as well as synchronous ODT operation.

During power-down entry, if any bank remains open after all in-progress commands are complete, the DRAM will be in active power-down mode. If all banks are closed after all in-progress commands are complete, the DRAM will be in precharge power-down mode. Precharge power-down mode must be programmed to exit with either a slow exit mode or a fast exit mode. When entering precharge power-down mode, the DLL is turned off in slow exit mode or kept on in fast exit mode.

The DLL also remains on when entering active power-down. ODT has special timing constraints when slow exit mode precharge power-down is enabled and entered. Refer to Asynchronous ODT Mode (page 202) for detailed ODT usage requirements in slow



exit mode precharge power-down. A summary of the two power-down modes is listed in Table 79 (page 180).

While in either power-down state, CKE is held LOW, RESET# is held HIGH, and a stable clock signal must be maintained. ODT must be in a valid state but all other input signals are "Don't Care." If RESET# goes LOW during power-down, the DRAM will switch out of power-down mode and go into the reset state. After CKE is registered LOW, CKE must remain LOW until <sup>t</sup>PD (MIN) has been satisfied. The maximum time allowed for power-down duration is <sup>t</sup>PD (MAX) (9 × <sup>t</sup>REFI).

The power-down states are synchronously exited when CKE is registered HIGH (with a required NOP or DES command). CKE must be maintained HIGH until <sup>t</sup>CKE has been satisfied. A valid, executable command may be applied after power-down exit latency, <sup>t</sup>XP, and <sup>t</sup>XPDLL have been satisfied. A summary of the power-down modes is listed below.

For specific CKE-intensive operations, such as repeating a power-down-exit-to-refresh-to-power-down-entry sequence, the number of clock cycles between power-down exit and power-down entry may not be sufficient to keep the DLL properly updated. In addition to meeting <sup>t</sup>PD when the REFRESH command is used between power-down exit and power-down entry, two other conditions must be met. First, <sup>t</sup>XP must be satisfied before issuing the REFRESH command. Second, <sup>t</sup>XPDLL must be satisfied before the next power-down may be entered. An example is shown in Figure 106 (page 186).

**Table 79: Power-Down Modes** 

DRAM State	MR0[12]	DLL State	Power- Down Exit	Relevant Parameters
Active (any bank open)	"Don't Care"	On	Fast	<sup>t</sup> XP to any other valid command
Precharged	1	On	Fast	<sup>t</sup> XP to any other valid command
(all banks precharged)	0	Off	Slow	<sup>t</sup> XPDLL to commands that require the DLL to be locked (READ, RDAP, or ODT on); <sup>t</sup> XP to any other valid command



Figure 96: Active Power-Down Entry and Exit




Figure 97: Precharge Power-Down (Fast-Exit Mode) Entry and Exit








Figure 98: Precharge Power-Down (Slow-Exit Mode) Entry and Exit



Notes: 1. Any valid command not requiring a locked DLL.


2. Any valid command requiring a locked DLL.

Figure 99: Power-Down Entry After READ or READ with Auto Precharge (RDAP)






#### **Figure 100: Power-Down Entry After WRITE**



Note: 1. CKE can go LOW 2<sup>t</sup>CK earlier if BC4MRS.

#### Figure 101: Power-Down Entry After WRITE with Auto Precharge (WRAP)




Notes: 1. <sup>t</sup>WR is programmed through MR0[11:9] and represents <sup>t</sup>WRmin (ns)/<sup>t</sup>CK rounded up to the next integer <sup>t</sup>CK.

2. CKE can go LOW 2<sup>t</sup>CK earlier if BC4MRS.




#### Figure 102: REFRESH to Power-Down Entry




Note: 1. After CKE goes HIGH during <sup>t</sup>RFC, CKE must remain HIGH until <sup>t</sup>RFC is satisfied.

#### Figure 103: ACTIVATE to Power-Down Entry






#### Figure 104: PRECHARGE to Power-Down Entry




## Figure 105: MRS Command to Power-Down Entry





#### Figure 106: Power-Down Exit to Refresh to Power-Down Entry



Notes: 1. <sup>t</sup>XP must be satisfied before issuing the command.

2.  $^{t}$ XPDLL must be satisfied (referenced to the registration of power-down exit) before the next power-down can be entered.






# **RESET Operation**

The RESET signal (RESET#) is an asynchronous reset signal that triggers any time it drops LOW, and there are no restrictions about when it can go LOW. After RESET# goes LOW, it must remain LOW for 100ns. During this time, the outputs are disabled, ODT ( $R_{\rm TT}$ ) turns off (High-Z), and the DRAM resets itself. CKE should be driven LOW prior to RESET# being driven HIGH. After RESET# goes HIGH, the DRAM must be re-initialized as though a normal power-up was executed. All refresh counters on the DRAM are reset, and data stored in the DRAM is assumed unknown after RESET# has gone LOW.



#### Figure 107: RESET Sequence



Note: 1. The minimum time required is the longer of 10ns or 5 clocks.




# **On-Die Termination (ODT)**

On-die termination (ODT) is a feature that enables the DRAM to enable/disable and turn on/off termination resistance for each DQ, DQS, DQS#, and DM for the x4 and x8 configurations (and TDQS, TDQS# for the x8 configuration, when enabled). ODT is applied to each DQ, UDQS, UDQS#, LDQS, LDQS#, UDM, and LDM signal for the x16 configuration.

ODT is designed to improve signal integrity of the memory channel by enabling the DRAM controller to independently turn on/off the DRAM's internal termination resistance for any grouping of DRAM devices. ODT is not supported during DLL disable mode (simple functional representation shown below). The switch is enabled by the internal ODT control logic, which uses the external ODT ball and other control information.

#### **Figure 108: On-Die Termination**



## **Functional Representation of ODT**

The value of  $R_{TT}$  (ODT termination resistance value) is determined by the settings of several mode register bits (see Table 85 (page 193)). The ODT ball is ignored while in self refresh mode (must be turned off prior to self refresh entry) or if mode registers MR1 and MR2 are programmed to disable ODT. ODT is comprised of nominal ODT and dynamic ODT modes and either of these can function in synchronous or asynchronous mode (when the DLL is off during precharge power-down or when the DLL is synchronizing). Nominal ODT is the base termination and is used in any allowable ODT state. Dynamic ODT is applied only during writes and provides OTF switching from no  $R_{TT}$  or  $R_{TT,nom}$  to  $R_{TT,nom}$ 

The actual effective termination,  $R_{TT(EFF)}$ , may be different from  $R_{TT}$  targeted due to nonlinearity of the termination. For  $R_{TT(EFF)}$  values and calculations, see Table 31 (page 56).

#### **Nominal ODT**

ODT (NOM) is the base termination resistance for each applicable ball; it is enabled or disabled via MR1[9, 6, 2] (see Mode Register 1 (MR1) Definition), and it is turned on or off via the ODT ball.



#### **Table 80: Truth Table - ODT (Nominal)**

Note 1 applies to the entire table

MR1[9, 6, 2]	ODT Pin	DRAM Termination State	DRAM State	Notes
000	0	R <sub>TT,nom</sub> disabled, ODT off Any valid		2
000	1	R <sub>TT,nom</sub> disabled, ODT on Any valid except self refresh, read		3
000–101	0	R <sub>TT,nom</sub> enabled, ODT off Any valid		2
000–101	1	R <sub>TT,nom</sub> enabled, ODT on	enabled, ODT on Any valid except self refresh, read	
110 and 111	Х	$R_{TT,nom}$ reserved, ODT on or off	Illegal	

- Notes: 1. Assumes dynamic ODT is disabled (see Dynamic ODT (page 191) when enabled).
  - 2. ODT is enabled and active during most writes for proper termination, but it is not illegal for it to be off during writes.
  - 3. ODT must be disabled during reads. The R<sub>TT,nom</sub> value is restricted during writes. Dynamic ODT is applicable if enabled.

Nominal ODT resistance R<sub>TT.nom</sub> is defined by MR1[9, 6, 2], as shown in Mode Register 1 (MR1) Definition. The R<sub>TT,nom</sub> termination value applies to the output pins previously mentioned. DDR3 SDRAM supports multiple  $R_{TT,nom}$  values based on RZQ/n where n can be 2, 4, 6, 8, or 12 and RZQ is  $240\Omega$ .  $R_{TT,nom}$  termination is allowed any time after the DRAM is initialized, calibrated, and not performing read access, or when it is not in self refresh mode.

Write accesses use R<sub>TT,nom</sub> if dynamic ODT (R<sub>TT(WR)</sub>) is disabled. If R<sub>TT,nom</sub> is used during writes, only RZQ/2, RZQ/4, and RZQ/6 are allowed (see Table 84 (page 192)). ODT timings are summarized in Table 81 (page 190), as well as listed in the Electrical Characteristics and AC Operating Conditions table.

Examples of nominal ODT timing are shown in conjunction with the synchronous mode of operation in Synchronous ODT Mode (page 197).

**Table 81: ODT Parameters** 

Symbol	Description	Begins at	Defined to	Definition for All DDR3L Speed Bins	Unit
ODTLon	ODT synchronous turn-on delay	ODT registered HIGH	R <sub>TT(ON)</sub> ± <sup>t</sup> AON	CWL + AL - 2	<sup>t</sup> CK
ODTLoff	ODT synchronous turn-off delay	ODT registered HIGH	R <sub>TT(OFF)</sub> ± <sup>t</sup> AOF	CWL + AL - 2	<sup>t</sup> CK
<sup>t</sup> AONPD	ODT asynchronous turn-on delay	ODT registered HIGH	R <sub>TT(ON)</sub>	2–8.5	ns
<sup>t</sup> AOFPD	ODT asynchronous turn-off delay	ODT registered HIGH	R <sub>TT(OFF)</sub>	2–8.5	ns
ODTH4	ODT minimum HIGH time after ODT assertion or write (BC4)	ODT registered HIGH or write registration with ODT HIGH	ODT registered LOW	4 <sup>t</sup> CK	<sup>t</sup> CK
ODTH8	ODT minimum HIGH time after write (BL8)	Write registration with ODT HIGH	ODT registered LOW	6 <sup>t</sup> CK	<sup>t</sup> CK
<sup>t</sup> AON	ODT turn-on relative to ODTLon completion	Completion of ODTLon	R <sub>TT(ON)</sub>	See Electrical Characteristics and AC Operating Conditions table	ps
<sup>t</sup> AOF	ODT turn-off relative to ODTLoff completion	Completion of ODTLoff	R <sub>TT(OFF)</sub>	0.5 <sup>t</sup> CK ± 0.2 <sup>t</sup> CK	<sup>t</sup> CK



# **Dynamic ODT**

In certain application cases, and to further enhance signal integrity on the data bus, it is desirable that the termination strength of the DDR3 SDRAM can be changed without issuing an MRS command, essentially changing the ODT termination on the fly. With dynamic ODT  $R_{TT(WR)}$ ) enabled, the DRAM switches from nominal ODT  $R_{TT,nom}$ ) to dynamic ODT  $R_{TT(WR)}$ ) when beginning a WRITE burst and subsequently switches back to nominal ODT  $R_{TT,nom}$ ) at the completion of the WRITE burst. This requirement is supported by the dynamic ODT feature, as described below.

## **Dynamic ODT Special Use Case**

When DDR3 devices are architect as a single rank memory array, dynamic ODT offers a special use case: the ODT ball can be wired high (via a current limiting resistor preferred) by having  $R_{TT,nom}$  disabled via MR1 and  $R_{TT(WR)}$  enabled via MR2. This will allow the ODT signal not to have to be routed yet the DRAM can provide ODT coverage during write accesses.

When enabling this special use case, some standard ODT spec conditions may be violated: ODT is sometimes suppose to be held low. Such ODT spec violation (ODT not LOW) is allowed under this special use case. Most notably, if Write Leveling is used, this would appear to be a problem since  $R_{\rm TT(WR)}$  can not be used (should be disabled) and  $R_{\rm TT(NOM)}$  should be used. For Write leveling during this special use case, with the DLL locked, then  $R_{\rm TT(NOM)}$  maybe enabled when entering Write Leveling mode and disabled when exiting Write Leveling mode. More so,  $R_{\rm TT(NOM)}$  must be enabled when enabling Write Leveling, via same MR1 load, and disabled when disabling Write Leveling, via same MR1 load if  $R_{\rm TT(NOM)}$  is to be used.

ODT will turn-on within a delay of ODTLon +  ${}^{t}AON + {}^{t}MOD + 1CK$  (enabling via MR1) or turn-off within a delay of ODTLoff +  ${}^{t}AOF + {}^{t}MOD + 1CK$ . As seen in the table below, between the Load Mode of MR1 and the previously specified delay, the value of ODT is uncertain. this means the DQ ODT termination could turn-on and then turn-off again during the period of stated uncertainty.

**Table 82: Write Leveling with Dynamic ODT Special Case** 

Begin R <sub>TT,nom</sub> Uncertainty	End R <sub>TT,nom</sub> Uncertainty	I/Os	R <sub>TT,nom</sub> Final State
MR1 load mode command:	ODTLon + <sup>t</sup> AON + <sup>t</sup> MOD + 1CK	DQS, DQS#	Drive R <sub>TT,nom</sub> value
Enable Write Leveling and R <sub>TT(NOM)</sub>		DQs	No R <sub>TT,nom</sub>
MR1 load mode command:	ODTLoff + <sup>t</sup> AOFF + <sup>t</sup> MOD + 1CK	DQS, DQS#	No R <sub>TT,nom</sub>
Disable Write Leveling and R <sub>TT(NOM)</sub>		DQs	No R <sub>TT,nom</sub>

## **Functional Description**

The dynamic ODT mode is enabled if either MR2[9] or MR2[10] is set to 1. Dynamic ODT is not supported during DLL disable mode so  $R_{TT(WR)}$  must be disabled. The dynamic ODT function is described below:

- Two R<sub>TT</sub> values are available—R<sub>TT,nom</sub> and R<sub>TT(WR)</sub>.
  - The value for R<sub>TT,nom</sub> is preselected via MR1[9, 6, 2].
  - The value for R<sub>TT(WR)</sub> is preselected via MR2[10, 9].



- During DRAM operation without READ or WRITE commands, the termination is controlled.
  - Nominal termination strength R<sub>TT.nom</sub> is used.
  - Termination on/off timing is controlled via the ODT ball and latencies ODTLon and ODTLoff.
- When a WRITE command (WR, WRAP, WRS4, WRS8, WRAPS4, WRAPS8) is registered, and if dynamic ODT is enabled, the ODT termination is controlled.
  - A latency of ODTLcnw after the WRITE command: termination strength  $R_{TT,nom}$  switches to  $R_{TT(WR)}$
  - A latency of ODTLcwn8 (for BL8, fixed or OTF) or ODTLcwn4 (for BC4, fixed or OTF) after the WRITE command: termination strength R<sub>TT(WR)</sub> switches back to R<sub>TT,nom</sub>.
  - On/off termination timing is controlled via the ODT ball and determined by ODT-Lon, ODTLoff, ODTH4, and ODTH8.
  - During the <sup>t</sup>ADC transition window, the value of R<sub>TT</sub> is undefined.

ODT is constrained during writes and when dynamic ODT is enabled (see the table below, Dynamic ODT Specific Parameters). ODT timings listed in the ODT Parameters table in On-Die Termination (ODT) also apply to dynamic ODT mode.

**Table 83: Dynamic ODT Specific Parameters** 

Symbol	Description	Begins at	Defined to	Definition for All DDR3L Speed Bins	Unit
ODTLcnw	Change from $R_{TT,nom}$ to $R_{TT(WR)}$	Write registration	$R_{TT}$ switched from $R_{TT,nom}$ to $R_{TT(WR)}$	WL - 2	<sup>t</sup> CK
ODTLcwn4	Change from R <sub>TT(WR)</sub> to R <sub>TT,nom</sub> (BC4)	Write registration	$R_{TT}$ switched from $R_{TT(WR)}$ to $R_{TT,nom}$	4 <sup>t</sup> CK + ODTL off	<sup>t</sup> CK
ODTLcwn8	Change from R <sub>TT(WR)</sub> to R <sub>TT,nom</sub> (BL8)	Write registration	$R_{TT}$ switched from $R_{TT(WR)}$ to $R_{TT,nom}$	6 <sup>t</sup> CK + ODTL off	<sup>t</sup> CK
<sup>t</sup> ADC	R <sub>TT</sub> change skew	ODTLcnw completed	R <sub>TT</sub> transition complete	0.5 <sup>t</sup> CK ± 0.2 <sup>t</sup> CK	<sup>t</sup> CK

Table 84: Mode Registers for R<sub>TT,nom</sub>

MR1 (R <sub>TT,nom</sub> )					
M9	M6	M2	R <sub>TT,nom</sub> (RZQ)	R <sub>TT,nom</sub> (Ohm)	R <sub>TT,nom</sub> Mode Restriction
0	0	0	Off	Off	n/a
0	0	1	RZQ/4	60	Self refresh
0	1	0	RZQ/2	120	
0	1	1	RZQ/6	40	
1	0	0	RZQ/12	20	Self refresh, write
1	0	1	RZQ/8	30	
1	1	0	Reserved	Reserved	n/a
1	1	1	Reserved	Reserved	n/a

Note: 1.  $RZQ = 240\Omega$ . If  $R_{TT,nom}$  is used during WRITEs, only RZQ/2, RZQ/4, RZQ/6 are allowed.



# Table 85: Mode Registers for R<sub>TT(WR)</sub>

MR2 (R <sub>TT(WR)</sub> )			
M10 M9		R <sub>TT(WR)</sub> (RZQ)	R <sub>TT(WR)</sub> (Ohm)
0	0	Dynamic ODT off: WRITE does not affect R <sub>TT,nom</sub>	
0	1	RZQ/4	60
1	0	RZQ/2	120
1	1	Reserved	Reserved


## **Table 86: Timing Diagrams for Dynamic ODT**

Figure and Page	Title
Figure 109 (page 194)	Dynamic ODT: ODT Asserted Before and After the WRITE, BC4
Figure 110 (page 194)	Dynamic ODT: Without WRITE Command
Figure 111 (page 195)	Dynamic ODT: ODT Pin Asserted Together with WRITE Command for 6 Clock Cycles, BL8
Figure 112 (page 196)	Dynamic ODT: ODT Pin Asserted with WRITE Command for 6 Clock Cycles, BC4
Figure 113 (page 196)	Dynamic ODT: ODT Pin Asserted with WRITE Command for 4 Clock Cycles, BC4

# Vicron


1Gb: x4, x8, x16 DDR3L SDRAM Dynamic ODT

#### Figure 109: Dynamic ODT: ODT Asserted Before and After the WRITE, BC4




- Notes: 1. Via MRS or OTF. AL = 0, CWL = 5.  $R_{TT,nom}$  and  $R_{TT(WR)}$  are enabled.
  - 2. ODTH4 applies to first registering ODT HIGH and then to the registration of the WRITE command. In this example, ODTH4 is satisfied if ODT goes LOW at T8 (four clocks after the WRITE command).

#### Figure 110: Dynamic ODT: Without WRITE Command



- Notes: 1. AL = 0, CWL = 5.  $R_{TT,nom}$  is enabled and  $R_{TT(WR)}$  is either enabled or disabled.
  - 2. ODTH4 is defined from ODT registered HIGH to ODT registered LOW; in this example, ODTH4 is satisfied. ODT registered LOW at T5 is also legal.

Figure 111: Dynamic ODT: ODT Pin Asserted Together with WRITE Command for 6 Clock Cycles, BL8




Notes: 1. Via MRS or OTF; AL = 0, CWL = 5. If  $R_{TT,nom}$  can be either enabled or disabled, ODT can be HIGH.  $R_{TT(WR)}$  is enabled.

2. In this example, ODTH8 = 6 is satisfied exactly.




Figure 112: Dynamic ODT: ODT Pin Asserted with WRITE Command for 6 Clock Cycles, BC4



Notes: 1. Via MRS or OTF. AL = 0, CWL = 5.  $R_{TT,nom}$  and  $R_{TT(WR)}$  are enabled.

2. ODTH4 is defined from ODT registered HIGH to ODT registered LOW, so in this example, ODTH4 is satisfied. ODT registered LOW at T5 is also legal.

Figure 113: Dynamic ODT: ODT Pin Asserted with WRITE Command for 4 Clock Cycles, BC4



tes: 1. Via MRS or OTF. AL = 0, CWL = 5.  $R_{TT,nom}$  can be either enabled or disabled. If disabled, ODT can remain HIGH.  $R_{TT(WR)}$  is enabled.

2. In this example ODTH4 = 4 is satisfied exactly.



# **Synchronous ODT Mode**

Synchronous ODT mode is selected whenever the DLL is turned on and locked and when either  $R_{TT,nom}$  or  $R_{TT(WR)}$  is enabled. Based on the power-down definition, these modes are:

- · Any bank active with CKE HIGH
- · Refresh mode with CKE HIGH
- Idle mode with CKE HIGH
- Active power-down mode (regardless of MR0[12])
- Precharge power-down mode if DLL is enabled by MR0[12] during precharge power-down

## **ODT Latency and Posted ODT**

In synchronous ODT mode, R<sub>TT</sub> turns on ODTLon clock cycles after ODT is sampled HIGH by a rising clock edge and turns off ODTLoff clock cycles after ODT is registered LOW by a rising clock edge. The actual on/off times varies by <sup>t</sup>AON and <sup>t</sup>AOF around each clock edge (see Table 87 (page 198)). The ODT latency is tied to the WRITE latency (WL) by ODTLon = WL - 2 and ODTLoff = WL - 2.

Since write latency is made up of CAS WRITE latency (CWL) and additive latency (AL), the AL programmed into the mode register (MR1[4, 3]) also applies to the ODT signal. The device's internal ODT signal is delayed a number of clock cycles defined by the AL relative to the external ODT signal. Thus, ODTLon = CWL + AL - 2 and ODTLoff = CWL + AL - 2.

# **Timing Parameters**


Synchronous ODT mode uses the following timing parameters: ODTLon, ODTLoff, ODTH4, ODTH8,  $^t$ AON, and  $^t$ AOF. The minimum  $R_{TT}$  turn-on time ( $^t$ AON [MIN]) is the point at which the device leaves High-Z and ODT resistance begins to turn on. Maximum  $R_{TT}$  turn-on time ( $^t$ AON [MAX]) is the point at which ODT resistance is fully on. Both are measured relative to ODTLon. The minimum  $R_{TT}$  turn-off time ( $^t$ AOF [MIN]) is the point at which the device starts to turn off ODT resistance. The maximum  $R_{TT}$  turn off time ( $^t$ AOF [MAX]) is the point at which ODT has reached High-Z. Both are measured from ODTLoff.

When ODT is asserted, it must remain HIGH until ODTH4 is satisfied. If a WRITE command is registered by the DRAM with ODT HIGH, then ODT must remain HIGH until ODTH4 (BC4) or ODTH8 (BL8) after the WRITE command (see Figure 115 (page 199)). ODTH4 and ODTH8 are measured from ODT registered HIGH to ODT registered LOW or from the registration of a WRITE command until ODT is registered LOW.

1Gb: x4, x8, x16 DDR3L SDRAM
Synchronous ODT Mode


Symbol	Description	Begins at	Defined to	Definition for All DDR3L Speed Bins	Unit
ODTLon	ODT synchronous turn-on delay	ODT registered HIGH	R <sub>TT(ON)</sub> ± <sup>t</sup> AON	CWL + AL - 2	<sup>t</sup> CK
ODTLoff	ODT synchronous turn-off delay	ODT registered HIGH	R <sub>TT(OFF)</sub> ± <sup>t</sup> AOF	CWL +AL - 2	<sup>t</sup> CK
ODTH4	ODT minimum HIGH time after ODT assertion or WRITE (BC4)	ODT registered HIGH or write registration with ODT HIGH	ODT registered LOW	4 <sup>t</sup> CK	<sup>t</sup> CK
ODTH8	ODT minimum HIGH time after WRITE (BL8)	Write registration with ODT HIGH	ODT registered LOW	6 <sup>t</sup> CK	<sup>t</sup> CK
<sup>t</sup> AON	ODT turn-on relative to ODTLon completion	Completion of ODTLon	R <sub>TT(ON)</sub>	See Electrical Charac- teristics and AC Oper- ating Conditions ta- ble	ps
<sup>t</sup> AOF	ODT turn-off relative to ODTLoff completion	Completion of ODTLoff	R <sub>TT(OFF)</sub>	0.5 <sup>t</sup> CK ± 0.2 <sup>t</sup> CK	<sup>t</sup> CK

## Figure 114: Synchronous ODT



Note: 1. AL = 3; CWL = 5; ODTLon = WL = 6.0; ODTLoff = WL - 2 = 6.  $R_{TT,nom}$  is enabled.

#### Figure 115: Synchronous ODT (BC4)



- Notes: 1. WL = 7.  $R_{TT,nom}$  is enabled.  $R_{TT(WR)}$  is disabled.
  - 2. ODT must be held HIGH for at least ODTH4 after assertion (T1).
  - 3. ODT must be kept HIGH ODTH4 (BC4) or ODTH8 (BL8) after the WRITE command (T7).
  - 4. ODTH is measured from ODT first registered HIGH to ODT first registered LOW or from the registration of the WRITE command with ODT HIGH to ODT registered LOW.
  - 5. Although ODTH4 is satisfied from ODT registered HIGH at T6, ODT must not go LOW before T11 as ODTH4 must also be satisfied from the registration of the WRITE command at T7.






#### **ODT Off During READs**

Because the device cannot terminate and drive at the same time,  $R_{TT}$  must be disabled at least one-half clock cycle before the READ preamble by driving the ODT ball LOW (if either  $R_{TT,nom}$  or  $R_{TT(WR)}$  is enabled).  $R_{TT}$  may not be enabled until the end of the postamble, as shown in the following example.

**Note:** ODT may be disabled earlier and enabled later than shown in Figure 116 (page 201).



Note: 1. ODT must be disabled externally during READs by driving ODT LOW. For example, CL = 6; AL = CL - 1 = 5; RL = AL + CL = 11; CWL = 5; ODTLon = CWL + AL - 2 = 8; ODTLoff = CWL + AL - 2 = 8. R<sub>TT,nom</sub> is enabled. R<sub>TT(WR)</sub> is a "Don't Care."





# **Asynchronous ODT Mode**

Asynchronous ODT mode is available when the DRAM runs in DLL on mode and when either  $R_{TT,nom}$  or  $R_{TT(WR)}$  is enabled; however, the DLL is temporarily turned off in precharged power-down standby (via MR0[12]). Additionally, ODT operates asynchronously when the DLL is synchronizing after being reset. See Power-Down Mode (page 179) for definition and guidance over power-down details.

In asynchronous ODT timing mode, the internal ODT command is not delayed by AL relative to the external ODT command. In asynchronous ODT mode, ODT controls  $R_{TT}$  by analog time. The timing parameters  $^tAONPD$  and  $^tAOFPD$  replace ODTLon/ $^tAON$  and ODTLoff/ $^tAOF$ , respectively, when ODT operates asynchronously.

The minimum  $R_{TT}$  turn-on time ('AONPD [MIN]) is the point at which the device termination circuit leaves High-Z and ODT resistance begins to turn on. Maximum  $R_{TT}$  turn-on time ('AONPD [MAX]) is the point at which ODT resistance is fully on. 'AONPD (MIN) and 'AONPD (MAX) are measured from ODT being sampled HIGH.

The minimum  $R_{TT}$  turn-off time ( ${}^{t}AOFPD$  [MIN]) is the point at which the device termination circuit starts to turn off ODT resistance. Maximum  $R_{TT}$  turn-off time ( ${}^{t}AOFPD$  [MAX]) is the point at which ODT has reached High-Z.  ${}^{t}AOFPD$  (MIN) and  ${}^{t}AOFPD$  (MAX) are measured from ODT being sampled LOW.