

## 74F109 <br> Positive J-K positive edge-triggered flip-flops

IC15 Data Handbook

## FEATURE

- Industrial temperature range available $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$


## DESCRIPTION

The 74F109 is a dual positive edge-triggered JK-type flip-flop featuring individual J, K, clock, set, and reset inputs; also true and complementary outputs. Set ( $\overline{\mathrm{S}}$ ) and reset ( $\overline{\mathrm{R} D}$ ) are asynchronous active low inputs and operate independently of the clock (CP) input. The $J$ and $\bar{K}$ are edge-triggered inputs which control the state changes of the flip-flops as described in the function table. Clock triggering occurs at a voltage level and is not directly related to the transition time of the positive-going pulse. The J and $\overline{\mathrm{K}}$ inputs must be stable just one setup time prior to the low-to-high transition of the clock for predictable operation. The JK design allows operation as a D flip-flop by tying $J$ and K inputs together. Although the clock input is level sensitive, the positive transition of the clock pulse between the 0.8 V and 2.0 V levels should be equal to or less than the clock to output delay time for reliable operation.

## PIN CONFIGURATION



| TYPE | TYPICAL $\mathrm{f}_{\max }$ | TYPICAL SUPPLY CURRENT <br> (TOTAL) |
| :---: | :---: | :---: |
| 74 F 109 | 125 MHz | 12.3 mA |

## ORDERING INFORMATION

| DESCRIPTION | ORDER CODE |  | PKG DWG \# |
| :---: | :---: | :---: | :---: |
|  | COMMERCIAL RANGE $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{amb}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}$ | INDUSTRIAL RANGE $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ |  |
| 16-pin plastic DIP | N74F109N | 174F109N | SOT38-4 |
| 16-pin plastic SO | N74F109D | 174F109D | SOT109-1 |

INPUT AND OUTPUT LOADING AND FAN OUT TABLE

| PINS | DESCRIPTION | 74F (U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW |
| :---: | :--- | :---: | :---: |
| J0, J1 | J inputs | $1.0 / 1.0$ | $20 \mu \mathrm{~A} / 0.6 \mathrm{~mA}$ |
| K0, R1 | K inputs | $1.0 / 1.0$ | $20 \mu \mathrm{~A} / 0.6 \mathrm{~mA}$ |
| CP0, CP1 | Clock inputs (active rising edge) | $1.0 / 1.0$ | $20 \mu \mathrm{~A} / 0.6 \mathrm{~mA}$ |
| SD0, SD1 | Set inputs (active Low) | $1.0 / 3.0$ | $20 \mu \mathrm{~A} / 1.8 \mathrm{~mA}$ |
| RD0, $\bar{R} D 1$ | Reset inputs (active Low) | $1.0 / 3.0$ | $20 \mu \mathrm{~A} / 1.8 \mathrm{~mA}$ |
| Q0, Q1, $\overline{\text { Q0, } \bar{Q} 1}$ | Data outputs | $50 / 33$ | $1.0 \mathrm{~mA} / 20 \mathrm{~mA}$ |

NOTE: One (1.0) FAST unit load is defined as: $20 \mu \mathrm{~A}$ in the High state and 0.6 mA in the Low state.

LOGIC SYMBOL


IEC/IEEE SYMBOL


## LOGIC DIAGRAM



FUNCTION TABLE

| INPUTS |  |  |  |  | OUTPUTS |  | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SD }}$ | RD | CP | J | K | Q | $\overline{\text { Q }}$ |  |
| L | H | X | X | X | H | L | Asynchronous set |
| H | L | X | X | X | L | H | Asynchronous reset |
| L | L | X | X | X | H | H | Undetermined* |
| H | H | $\uparrow$ | X | X | q | $\overline{\mathrm{a}}$ | Hold |
| H | H | $\uparrow$ | h | 1 | $\overline{\mathrm{a}}$ | q | Toggle |
| H | H | $\uparrow$ | h | h | H | L | Load "1" (set) |
| H | H | $\uparrow$ | 1 | 1 | L | H | Load "0" (reset) |
| H | H | $\uparrow$ | I | h | q | 9 | Hold 'no change" |

NOTES:
$\mathrm{H}=$ High-voltage level
$\mathrm{h}=$ High-voltage level one setup time prior to low-to-high clock transition
$\mathrm{L}=$ Low-voltage level
I = Low-voltage level one setup time prior to low-to-high clock transition
$\mathrm{q}=$ Lower case indicate the state of the referenced output prior to the low-to-high clock transition
$X=$ Don't care
$\uparrow=$ Low-to-high clock transition
$\uparrow=$ Not low-to-high clock transition

* = Both outputs will be high if both $\overline{S D}$ and $\overline{R D}$ go low simultaneously


## ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

| SYMBOL | PARAMETER |  | RATING | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{V}_{\text {IN }}$ | Input voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input current |  | -30 to +5 | mA |
| $\mathrm{V}_{\text {OUT }}$ | Voltage applied to output in High output state |  | -0.5 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| IOUT | Current applied to output in Low output state |  | 40 | mA |
| Tamb | Operating free-air temperature range | Commercial range | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
|  |  | Industrial range | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{V}_{\text {IN }}$ | High-level input voltage |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 | V |
| $\mathrm{IIK}^{\text {I }}$ | Input clamp current |  |  |  | -18 | mA |
| IOH | High-level output current |  |  |  | -1 | mA |
| IOL | Low-level output current |  |  |  | 20 | mA |
| Tamb | Operating free-air temperature range | Commercial range | 0 |  | +70 | ${ }^{\circ} \mathrm{C}$ |
|  |  | Industrial range | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

## DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

| SYMBOL | PARAMETER |  | TEST CONDITIONS ${ }^{1}$ |  |  | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP ${ }^{2}$ | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{~V}_{\mathrm{IL}}=\mathrm{MAX}, \\ & \mathrm{~V}_{\mathrm{IH}}=\mathrm{MIN} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=$ MAX | $\pm 10 \% \mathrm{~V}_{\mathrm{CC}}$ | 2.5 |  |  | V |
|  |  |  | $\pm 5 \% \mathrm{~V}_{\text {CC }}$ | 2.7 | 3.4 |  |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{~V}_{\mathrm{IL}}=\mathrm{MAX}, \\ & \mathrm{~V}_{\mathrm{H}}=\mathrm{MIN} \end{aligned}$ | I OL $=$ MAX | $\pm 10 \% \mathrm{~V}_{\mathrm{CC}}$ |  | 0.30 | 0.50 | V |
|  |  |  | $\pm 5 \% V_{\text {CC }}$ |  |  | 0.30 | 0.50 | V |  |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{I}}=\mathrm{I}_{\mathrm{I}}$ |  |  |  | -0.73 | -1.2 | V |
| $I_{1}$ | Input current at maximum input voltage |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{I}}=7.0 \mathrm{~V}$ |  |  |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | High-level input current |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| I/L | Low-level input current | J, K, CPn | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{1}=0.5 \mathrm{~V}$ |  |  |  |  | -0.6 | mA |
|  |  | $\overline{\mathrm{S}} \mathrm{Dn}$, RDn | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{1}=0.5 \mathrm{~V}$ |  |  |  |  | -1.8 | mA |
| los | Short-circuit output current ${ }^{3}$ |  | $V_{C C}=$ MAX |  |  | -60 |  | -150 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply current ${ }^{4}$ (total) |  | $\mathrm{V}_{C C}=\mathrm{MAX}$ |  |  |  | 12.3 | 17 | mA |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
2. All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time. For testing los, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, Ios tests should be performed last.
4. Measure $I_{\mathrm{CC}}$ with the clock input grounded and all outputs open, then with $Q$ and $\bar{Q}$ outputs high in turn.

## AC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITION | LIMITS |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} \mathrm{V}_{\mathrm{CC}} & =+5.0 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{amb}} & =+25^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =500 \Omega \end{aligned}$ |  |  | $\begin{aligned} \mathrm{V}_{\mathrm{cc}} & =+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{amb}} & =0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =500 \Omega \end{aligned}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{ab}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  |
|  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum clock frequency | Waveform 1 | 90 | 125 |  | 90 |  | 90 |  | MHz |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {PHL }} \end{aligned}$ | Propagation delay CPn to Qn or Qn | Waveform 1 | $\begin{aligned} & 3.8 \\ & 4.4 \end{aligned}$ | $\begin{aligned} & 5.3 \\ & 6.2 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 3.8 \\ & 4.4 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 9.2 \end{aligned}$ | $\begin{aligned} & 3.8 \\ & 4.4 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 9.2 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL }^{2} \end{aligned}$ | Propagation delay <br> SDn, RD to Qn or $\overline{\text { Qn }}$ | Waveform 2, 3 | $\begin{aligned} & 3.2 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 5.2 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 9.0 \end{aligned}$ | $\begin{aligned} & 3.2 \\ & 3.5 \end{aligned}$ | $\begin{gathered} 8.0 \\ 10.5 \end{gathered}$ | $\begin{aligned} & 2.8 \\ & 3.5 \end{aligned}$ | $\begin{gathered} 9.0 \\ 10.5 \end{gathered}$ | ns |

## AC SETUP REQUIREMENTS

| SYMBOL | PARAMETER | TEST CONDITION | LIMITS |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} \mathrm{V}_{\mathrm{cc}} & =+5.0 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{amb}} & =+25^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =500 \Omega \end{aligned}$ |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{Cc}}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{amb}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \\ \hline \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  |
|  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{su}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{su}}(\mathrm{~L}) \end{aligned}$ | Setup time, high or low Dn to CPn | Waveform 1 | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ |  |  | 3.0 3.0 |  | 3.0 3.0 |  | ns |
| $\begin{aligned} & \hline t_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{h}}(\mathrm{~L}) \end{aligned}$ | Hold time, high or low Dn to CPn | Waveform 1 | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ |  |  | 1.0 1.0 |  | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ |  | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | CP pulse width, high or low | Waveform 1 | $\begin{aligned} & 4.0 \\ & 5.0 \end{aligned}$ |  |  | 4.0 5.0 |  | 4.0 5.0 |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{L})$ | $\overline{\text { S }}$ D or $\bar{R} D n$ pulse width, low | Waveform 2 | 4.0 |  |  | 4.0 |  | 4.0 |  | ns |
| trec | Recovery time $\bar{S} D n$ or RD n to CP | Waveform 3 | 2.0 |  |  | 2.0 |  | 2.0 |  | ns |

## AC WAVEFORMS

For all waveforms, $\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}$.
The shaded areas indicate when the input is permitted to change for predictable output performance.


Waveform 1. Propagation Delay for Data to Output, Data Setup Time and Hold Times, and Clock Width,and Maximum Clock Frequency


Waveform 2. Propagation Delay for Set and Reset to Output, Set and Reset Pulse Width


Waveform 3. Recovery Timer for Set or Reset to Clock

## TEST CIRCUIT AND WAVEFORMS



Test Circuit for Totem-Pole Outputs


## DEFINITIONS:

$\mathrm{R}_{\mathrm{L}}=$ Load resistor; see AC ELECTRICAL CHARACTERISTICS for value.
$C_{L}=$ Load capacitance includes jig and probe capacitance; see AC ELECTRICAL CHARACTERISTICS for value.
$\mathrm{R}_{\mathrm{T}}=$ Termination resistance should be equal to $\mathrm{Z}_{\text {OUT }}$ of pulse generators.

## Input Pulse Definition

| family | INPUT PULSE REQUIREMENTS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | amplitude | $\mathbf{V}_{\mathbf{M}}$ | rep. rate | $\mathbf{t}_{\mathbf{w}}$ | $\mathbf{t}_{\mathbf{T L}}$ | $\mathbf{t}_{\mathbf{T H L}}$ |
| 74 F | 3.0 V | 1.5 V | 1 MHz | 500 ns | 2.5 ns | 2.5 ns |



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | A max. | $\mathrm{A}_{1}$ min. | $\mathrm{A}_{2}$ <br> max. | b | $\mathrm{b}_{1}$ | $\mathrm{b}_{2}$ | c | $D^{(1)}$ | $E^{(1)}$ | e | $\mathrm{e}_{1}$ | L | $\mathrm{M}_{\mathrm{E}}$ | $\mathbf{M}_{\mathrm{H}}$ | w | $\underset{\max }{Z^{(1)}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 4.2 | 0.51 | 3.2 | $\begin{aligned} & 1.73 \\ & 1.30 \end{aligned}$ | $\begin{aligned} & 0.53 \\ & 0.38 \end{aligned}$ | $\begin{aligned} & 1.25 \\ & 0.85 \end{aligned}$ | $\begin{aligned} & 0.36 \\ & 0.23 \end{aligned}$ | $\begin{aligned} & 19.50 \\ & 18.55 \end{aligned}$ | $\begin{aligned} & 6.48 \\ & 6.20 \end{aligned}$ | 2.54 | 7.62 | $\begin{aligned} & 3.60 \\ & 3.05 \end{aligned}$ | $\begin{aligned} & 8.25 \\ & 7.80 \end{aligned}$ | $\begin{gathered} 10.0 \\ 8.3 \end{gathered}$ | 0.254 | 0.76 |
| inches | 0.17 | 0.020 | 0.13 | $\begin{aligned} & 0.068 \\ & 0.051 \end{aligned}$ | $\begin{aligned} & 0.021 \\ & 0.015 \end{aligned}$ | $\begin{aligned} & 0.049 \\ & 0.033 \end{aligned}$ | $\begin{aligned} & 0.014 \\ & 0.009 \end{aligned}$ | $\begin{aligned} & 0.77 \\ & 0.73 \end{aligned}$ | $\begin{aligned} & 0.26 \\ & 0.24 \end{aligned}$ | 0.10 | 0.30 | $\begin{aligned} & 0.14 \\ & 0.12 \end{aligned}$ | $\begin{aligned} & 0.32 \\ & 0.31 \end{aligned}$ | $\begin{aligned} & 0.39 \\ & 0.33 \end{aligned}$ | 0.01 | 0.030 |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT38-4 |  |  |  | $\square$ ¢ | $\begin{aligned} & 92-11-17 \\ & 95-01-14 \end{aligned}$ |



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | A max. | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $\mathrm{D}^{(1)}$ | $E^{(1)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $L_{p}$ | Q | v | w | y | $Z^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.75 | $\begin{aligned} & 0.25 \\ & 0.10 \end{aligned}$ | $\begin{aligned} & 1.45 \\ & 1.25 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.49 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.25 \\ & 0.19 \end{aligned}$ | $\begin{gathered} \hline 10.0 \\ 9.8 \end{gathered}$ | $\begin{aligned} & 4.0 \\ & 3.8 \end{aligned}$ | 1.27 | $\begin{aligned} & 6.2 \\ & 5.8 \end{aligned}$ | 1.05 | $\begin{aligned} & 1.0 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 0.7 \\ & 0.6 \end{aligned}$ | 0.25 | 0.25 | 0.1 | 0.7 0.3 | $\begin{aligned} & 8^{0} \\ & 0^{\circ} \end{aligned}$ |
| inches | 0.069 | $\begin{aligned} & 0.010 \\ & 0.004 \end{aligned}$ | $\begin{aligned} & 0.057 \\ & 0.049 \end{aligned}$ | 0.01 | $\begin{aligned} & 0.019 \\ & 0.014 \end{aligned}$ | $\begin{aligned} & 0.0100 \\ & 0.0075 \end{aligned}$ | $\begin{aligned} & 0.39 \\ & 0.38 \end{aligned}$ | $\begin{aligned} & 0.16 \\ & 0.15 \end{aligned}$ | 0.050 | $\begin{aligned} & 0.244 \\ & 0.228 \end{aligned}$ | 0.041 | $\begin{aligned} & 0.039 \\ & 0.016 \end{aligned}$ | $\begin{aligned} & 0.028 \\ & 0.020 \end{aligned}$ | 0.01 | 0.01 | 0.004 | $\begin{aligned} & 0.028 \\ & 0.012 \end{aligned}$ |  |

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

| outLine VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT109-1 | 076E07S | MS-012AC |  | - ¢ | $\begin{aligned} & -95-01-25 \\ & 97-05-22 \end{aligned}$ |

## NOTES

Data sheet status

| Data sheet <br> status | Product <br> status | Definition [1] |
| :--- | :--- | :--- |
| Objective <br> specification | Development | This data sheet contains the design target or goal specifications for product development. <br> Specification may change in any manner without notice. |
| Preliminary <br> specification | Qualification | This data sheet contains preliminary data, and supplementary data will be published at a later date. <br> Philips Semiconductors reserves the right to make chages at any time without notice in order to <br> improve design and supply the best possible product. |
| Product <br> specification | Production | This data sheet contains final specifications. Philips Semiconductors reserves the right to make <br> changes at any time without notice in order to improve design and supply the best possible product. |

[1] Please consult the most recently issued datasheet before initiating or completing a design.

## Definitions

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.
Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## Disclaimers

Life support - These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Right to make changes - Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## Philips Semiconductors

811 East Arques Avenue
P.O. Box 3409

Sunnyvale, California 94088-3409
Telephone 800-234-7381


PHILIPS

