1. General description

The PCF2120 is a CMOS quartz oscillator optimized for low power consumption. The 32 kHz output signal is gated using an enable signal.

2. Features

- Clock operating voltage: 1.5 V to 5.5 V
- Low backup current: typical 0.85 μA at V_{DD} = 3.0 V and T_{amb} = 25 °C
- 32.768 kHz output for peripheral devices
- Two integrated oscillator capacitors
- Push-pull output
- Internal power-on reset

3. Applications

- Portable instruments
- Industrial products
- Battery powered products

4. Quick reference data

Table 1.	Quick reference da					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DD}	supply voltage		^[1] 1.5	-	5.5	V
I _{DD} supply current		clock output disabled				
	V_{DD} = 2.0 V; T_{amb} = 25 °C	-	210	450	nA	
		V _{DD} = 3.0 V; T _{amb} = -40 °C to +85 °C	-	265	650	nA
	clock output enabled at 32 kHz					
		V_{DD} = 2.0 V; T_{amb} = 25 °C	-	615	900	nA
		V _{DD} = 3.0 V; T _{amb} = -40 °C to +85 °C	-	875	1100	nA
T _{stg}	storage temperature		-65	-	+150	°C

[1] For reliable oscillator start-up at power-up: $V_{DD} > V_{DD(min)} + 0.3 V$.




5. Ordering information

Table 2. Ordering information				
Туре	Package			
number	Name	Description	Version	
PCF2120TK	HVSON10	plastic thermal enhanced very thin small outline package; no leads; 10 terminals; body $3 \times 3 \times 0.85$ mm	SOT650-1	
PCF2120U ^[1]	-	wire bond die; 7 bonding pads; $0.57 \times 1.1 \times 0.2 \text{ mm}$	PCF2120U	


[1] Packing method: sawn wafer on Film Frame Carrier (FFC).

6. Block diagram



7. Pinning information

7.1 Pinning



7.2 Pin description


Table 3.	Pin description
----------	-----------------

Symbol	Pin	Pad	Description
	HVSON10 Wire bond die		
n.c.	1	-	not connected
OSCI	2	1	oscillator input
OSCO	3	2	oscillator output
n.c.	4	-	not connected
V _{SS}	5	3	ground
n.c.	6	-	not connected
TEST	7	4	test pin
CLKOUT	8	5	clock output (push-pull)
V _{DD}	9	6	supply voltage
CLKOE	10	7	clock output enable input

8. Functional description


The 32 kHz quartz oscillator is optimized for directly connecting to a 32 kHz tuning fork quartz crystal. No additional tuning capacitors are required. Laser tuning of the quartz or quartz selection for matching is used to tune the oscillator if required.

A digital 32 kHz signal is available on pin CLKOUT. The signal on pin CLKOE is used to gate and synchronize the 32 kHz CLKOUT signal. Pin CLKOUT is a CMOS push-pull output. If disabled, it goes to LOW level.



PCF2120 Quartz oscillator

9. Internal circuitry



10. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DD}	supply voltage		-0.5	+6.5	V
I _{DD}	supply current		-50	+50	mA
VI	input voltage		-0.5	+6.5	V
Vo	output voltage		-0.5	+6.5	V
l _l	input current	at any input	-10	+10	mA
lo	output current	at any output	-10	+10	mA
P _{tot}	total power dissipation		-	300	mW
T _{stg}	storage temperature		-65	+150	°C
V _{esd}	electrostatic discharge voltage	HBM	<u>[1]</u> _	±2000	V
		MM	[2] _	±200	V
		CDM	<u>[3]</u> _	±2000	V
l _{lu}	latch-up current		<u>[4]</u> _	100	mA

[1] Human Body Model (HBM) according to JESD22-A114.

[2] Machine Model (MM) according to JESD22-A115.

[3] Charged-Device Model (CDM) according to JESD22-C101.

[4] Latch-up testing according to JESD78.

11. Static characteristics

Table 5. Static characteristics

 V_{DD} = 1.5 V to 5.5 V; V_{SS} = 0 V; T_{amb} = -40 °C to +85 °C; f_{osc} = 32.768 kHz; quartz R_s = 40 k Ω ; C_L = 8 pF; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Uni
Supply						
V _{DD}	supply voltage		^[1] 1.5	-	5.5	V
I _{DD}	supply current	clock output disabled				
		T _{amb} = 25 °C				
		$V_{DD} = 5.0 V$	-	300	550	nA
		$V_{DD} = 3.0 V$	-	235	500	nA
		$V_{DD} = 2.0 V$	-	210	450	nA
		$T_{amb} = -40 \ ^{\circ}C$ to +85 $^{\circ}C$				
	$V_{DD} = 5.0 V$	-	345	750	nA	
		$V_{DD} = 3.0 V$	-	265	650	nA
		$V_{DD} = 2.0 V$	-	230	600	nA
		clock output enabled at 32 kHz	[2]			
		T _{amb} = 25 °C				
		$V_{DD} = 5.0 V$	-	1310	1700	nA
		$V_{DD} = 3.0 V$	-	845	1100	nA
	$V_{DD} = 2.0 V$	-	615	900	nA	
		$T_{amb} = -40 \ ^{\circ}C$ to +85 $^{\circ}C$				
		$V_{DD} = 5.0 V$	-	1385	1700	nA
		$V_{DD} = 3.0 V$	-	875	1100	nA
		$V_{DD} = 2.0 V$	-	635	900	nA
Inputs						
Pin OSC						
VI	input voltage		-0.5	-	$V_{DD} + 0.5$	V
Pin CLK	OE					
VI	input voltage		-0.5	-	$V_{DD} + 0.5$	V
V _{IL}	LOW-level input voltage		-	-	$0.3V_{DD}$	V
VIH	HIGH-level input voltage		0.7V _{DD}	-	-	V
I _{LI}	input leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	0	+1	μΑ
Outputs	5					
Pin OSC	0					
Vo			-0.5	-	$V_{DD} + 0.5$	V
Pin CLK	OUT					
Vo	output voltage		-0.5	-	V _{DD} + 0.5	V
I _{OL}	LOW-level output current	$V_{OL} = 0.4 \text{ V}; V_{DD} = 5 \text{ V}$	-1	-	-	mA
I _{OH}	HIGH-level output current	$V_{OH} = 4.6 \text{ V}; V_{DD} = 5 \text{ V}$	-	-	1	mA
I _{LO}	output leakage current	$V_{O} = V_{DD}$ or V_{SS}	-1	0	+1	μΑ

[1] For reliable oscillator start-up at power-up: $V_{DD} > V_{DD(min)} + 0.3 V$.

[2] Pin CLKOUT is loaded with a 7.5 pF capacitor.

When pin CLKOUT is enabled the current consumption is a function of the load on that pin, the output frequency and the supply voltage. The additional current consumption for a given load can be calculated from the formula $I_{DD} = C_{CLKOUT} \times V_{DD} \times f_{CLKOUT}$ Where:

$$\begin{split} &I_{DD} = \text{supply current} \\ &C_{CLKOUT} = \text{capacitance on pin CLKOUT} \\ &V_{DD} = \text{supply voltage} \\ &f_{CLKOUT} = \text{output frequency on pin CLKOUT} \end{split}$$


12. Dynamic characteristics


Table 6.Dynamic characteristics

 V_{DD} = 1.5 V to 5.5 V; V_{SS} = 0 V; T_{amb} = -40 °C to +85 °C; f_{osc} = 32.768 kHz; quartz R_s = 40 k Ω and C_L = 8 pF; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Oscillator						
C _{L(itg)}	integrated load capacitance		<u>[1]</u> 6	8	10	pF
$\Delta f_{osc}/f_{osc}$	relative oscillator frequency variation	ΔV_{DD} = 200 mV; T _{amb} = 25 °C	-	0.2	-	ppm


[1] C_{L(itg)} is the combined equivalent integrated oscillator input and output capacitances.






13. Application information

You can mount the PCF2120 oscillator together with the quartz crystal as an accurate and pre-tuned quartz oscillator in one package.



14. Package outline



HVSON10: plastic thermal enhanced very thin small outline package; no leads; 10 terminals; body 3 x 3 x 0.85 mm

SOT650-1

Fig 9. Package outline SOT650-1 (HVSON10)

15. Bare die outline




Fig 10. Bare die outline PCF2120U

X	У	
+313	+187	
+93	+187	
-236	+187	
-259	-172	
-137	-172	
+127	-172	
+380	-172	
	+93 -236 -259 -137 +127	+93 +187 -236 +187 -259 -172 -137 -172 +127 -172

16. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

16.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

16.4 Reflow soldering

Key characteristics in reflow soldering are:

 Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 11</u>) than a SnPb process, thus reducing the process window

- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 8 and 9

Package thickness (mm)	Package reflow temperature (°C)			
	Volume (mm ³)			
	< 350	≥ 350		
< 2.5	235	220		
≥ 2.5	220	220		


Table 8. SnPb eutectic process (from J-STD-020C)

Table 9. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)				
	Volume (mm ³)				
	< 350	350 to 2000	> 2000		
< 1.6	260	260	260		
1.6 to 2.5	260	250	245		
> 2.5	250	245	245		

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 11.



For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".

17. Revision history

Table 10. Rev	ision history			
Document ID	Release date	Data sheet status	Change notice	Supersedes
PCF2120_1	20080205	Product data sheet	-	-

18. Legal information

18.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

18.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Bare die — All die are tested on compliance with all related technical specifications as stated in this data sheet up to the point of wafer sawing for a period of ninety (90) days from the date of delivery by NXP Semiconductors. If there are data sheet limits not guaranteed, these will be separately indicated in the data sheet. There are no post-packing tests performed on individual die or wafers.

NXP Semiconductors has no control of third party procedures in the sawing, handling, packing or assembly of the die. Accordingly, NXP Semiconductors assumes no liability for device functionality or performance of the die or systems after third party sawing, handling, packing or assembly of the die. It is the responsibility of the customer to test and qualify their application in which the die is used.

All die sales are conditioned upon and subject to the customer entering into a written die sale agreement with NXP Semiconductors through its legal department.

18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

19. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

20. Contents

1	General description 1
2	Features 1
3	Applications 1
4	Quick reference data 1
5	Ordering information 2
6	Block diagram 2
7	Pinning information 2
7.1	Pinning 2
7.2	Pin description 3
8	Functional description 3
9	Internal circuitry 4
10	Limiting values 4
11	Static characteristics 5
12	Dynamic characteristics 6
13	Application information7
14	Package outline
15	Bare die outline
16	Soldering of SMD packages 9
16.1	Introduction to soldering
16.2	Wave and reflow soldering 10
16.3	Wave soldering 10
16.4	Reflow soldering 10
17	Revision history 12
18	Legal information 13
18.1	Data sheet status 13
18.2	Definitions
18.3	Disclaimers
18.4	Trademarks 13
19	Contact information 13
20	Contents 14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2008.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 5 February 2008 Document identifier: PCF2120_1

