PH1825AL

N-channel TrenchMOS logic level FET

Rev. 01 — 22 April 2009

Product data sheet

1. Product profile

1.1 General description

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product is designed and qualified for use in computing, communications, consumer and industrial applications only.

1.2 Features and benefits

- 100% gate resistance tested
- 100% Ruggedness tested
- Lead-free package
- Logic level compatible

1.3 Applications

- DC-to-DC converters
- Notebook computers

1.4 Quick reference data

Table 1. Quick reference

- Optimimzed for use in DC-to-DC converters
- Very low switching and conduction losses
- Switched-mode power supplies
- Voltage regulators

	Quick reference						
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V _{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 150 °C		-	-	25	V
I _D	drain current	$T_{mb} = 25 \text{ °C}; V_{GS} = 10 \text{ V};$ see <u>Figure 1</u> ; see <u>Figure 3</u>	[1]	-	-	100	A
Dynamic	characteristics						
Q _{GD}	gate-drain charge	$V_{GS} = 4.5 \text{ V}; I_D = 25 \text{ A};$ $V_{DS} = 12 \text{ V}; \text{ see } \underline{Figure \ 12};$ $\text{see } \underline{Figure \ 13}$		-	8	-	nC
Static ch	aracteristics						
R _{DSon}	drain-source on-state resistance	$\label{eq:VGS} \begin{array}{l} V_{GS} = 10 \text{ V}; \text{ I}_D = 25 \text{ A}; \\ T_j = 25 \ ^\circ\text{C}; \text{ see } \underline{\text{Figure 10}}; \\ \text{see } \underline{\text{Figure 11}} \end{array}$		-	1.4	1.8	mΩ

[1] Continuous current is limited by package.



2. Pinning information

Table 2.	Pinning	information		
Pin	Symbol	Description	Simplified outline	Graphic symbol
1	S	source		_
2	S	source	mb	
3	S	source		
4	G	gate	q;	
mb	D	mounting base; connected to drain	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	mbb076 S
			SOT669 (LFPAK)	

3. Ordering information

Table 3. C	Orderin	information		
Type numbe	er	Package		
		Name	Description	Version
PH1825AL		LFPAK	plastic single-ended surface-mounted package (LFPAK); 4 leads	SOT669

4. Limiting values


Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 150 °C		-	25	V
V _{DGR}	drain-gate voltage	$T_j \ge 25 \text{ °C}; T_j \le 150 \text{ °C}; R_{GS} = 20 \text{ k}\Omega$		-	25	V
V _{GS}	gate-source voltage			-20	20	V
I _D	drain current	V _{GS} = 10 V; T _{mb} = 100 °C; see <u>Figure 1</u>		-	100	А
		$V_{GS} = 10 \text{ V}; T_{mb} = 25 \text{ °C}; \text{ see } \frac{\text{Figure 1}}{\text{Figure 3}};$	[1]	-	100	А
I _{DM}	peak drain current	$t_p \le 10 \ \mu s$; pulsed; $T_{mb} = 25 \ ^{\circ}C$; see Figure 3		-	697	А
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>		-	104	W
T _{stg}	storage temperature			-55	150	°C
Tj	junction temperature			-55	150	°C
Source-dr	ain diode					
ls	source current	T _{mb} = 25 °C;	[1]	-	100	А
I _{SM}	peak source current	$t_p \le 10 \ \mu s$; pulsed; $T_{mb} = 25 \ ^{\circ}C$		-	697	А
Avalanche	ruggedness					
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	$ \begin{aligned} V_{GS} = 10 \text{ V}; \text{T}_{j(\text{init})} = 25 ^\circ\text{C}; \text{I}_\text{D} = 100 \text{ A}; \text{V}_{\text{sup}} \leq 25 \text{ V}; \\ \text{t}_\text{p} = 0.15 \text{ ms}; \text{R}_{\text{GS}} = 50 \Omega; \text{ unclamped} \end{aligned} $		-	239	mJ

[1] Continuous current is limited by package.

PH1825AL N-channel TrenchMOS logic level FET




5. Thermal characteristics

Symbol	Parameter	Conditions			Min	Тур	Max	Unit
₹ _{th(j-mb)}	thermal resistance from junction to mounting base	see <u>Figure 4</u>			-	-	1.2	K/W
10							003aac330	
Z _{th (j-mb)} (K/W)								
1	δ = 0.5							
10 ⁻¹	0.05							
10 ⁻²	single shot				P		$\delta = \frac{t_p}{T}$	
						\downarrow $t_p =$		
10 ⁻³ 1(D ⁻⁶ 10 ⁻⁵	10 ⁻⁴	10 ⁻³	10 ⁻²	10	-1 to	(s)	


6. Characteristics

Table 6.	Characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	aracteristics					
V _{(BR)DSS}	drain-source	$I_D = 250 \ \mu\text{A}; \ V_{GS} = 0 \ V; \ T_j = 25 \ ^\circ\text{C}$	25	-	-	V
	breakdown voltage	$I_D = 250 \ \mu\text{A}; \ V_{GS} = 0 \ V; \ T_j = -55 \ ^\circ\text{C}$	23.2	-	-	V
V _{GS(th)}	V _{GS(th)} gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 25 \text{ °C};$ see <u>Figure 8</u> ; see <u>Figure 9</u>	1.3	1.7	2.15	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 150 \text{ °C};$ see <u>Figure 8</u> ; see <u>Figure 9</u>	0.65	-	-	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = -55 \text{ °C};$ see <u>Figure 8</u> ; see <u>Figure 9</u>	-	-	2.45	V
I _{DSS}	drain leakage current	$V_{DS} = 25 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	-	1	μA
		$V_{DS} = 25 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 150 \text{ °C}$	-	-	100	μA
I _{GSS}	gate leakage current	V_{GS} = 16 V; V_{DS} = 0 V; T_j = 25 °C	-	-	100	nA
		V_{GS} = -16 V; V_{DS} = 0 V; T_j = 25 °C	-	-	100	nA
R _{DSon}	drain-source on-state resistance	V_{GS} = 4.5 V; I_D = 25 A; T_j = 25 °C; see <u>Figure 10</u>	-	2	2.7	mΩ
		V _{GS} = 10 V; I _D = 25 A; T _j = 150 °C; see <u>Figure 10</u>	-	2.4	3.1	mΩ
		V_{GS} = 10 V; I_D = 25 A; T_j = 25 °C; see <u>Figure 10</u> ; see <u>Figure 11</u>	-	1.4	1.8	mΩ
R _G	gate resistance	f = 1 MHz	-	0.95	1.5	Ω
Dynamic	characteristics					
Q _{G(tot)}	total gate charge	$I_D = 25 \text{ A}; V_{DS} = 12 \text{ V}; V_{GS} = 4.5 \text{ V};$ see <u>Figure 12</u> ; see <u>Figure 13</u>	-	31	-	nC
		$I_D = 0 \text{ A}; V_{DS} = 0 \text{ V}; V_{GS} = 4.5 \text{ V}$	-	24.5	-	nC
Q _{GS}	gate-source charge	$I_D = 25 \text{ A}; V_{DS} = 12 \text{ V}; V_{GS} = 4.5 \text{ V};$	-	10.4	-	nC
Q _{GS(th)}	pre-threshold gate-source charge	see <u>Figure 12</u> ; see <u>Figure 13</u>	-	5.4	-	nC
Q _{GS(th-pl)}	post-threshold gate-source charge		-	5	-	nC
Q _{GD}	gate-drain charge		-	8	-	nC
V _{GS(pl)}	gate-source plateau voltage	V _{DS} = 12 V; see <u>Figure 12;</u> see <u>Figure 13</u>	-	2.54	-	V
C _{iss}	input capacitance	$V_{DS} = 12 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz};$ T _j = 25 °C; see Figure 14	-	4300	-	pF
		$V_{DS} = 0 V$; $V_{GS} = 0 V$; f = 1 MHz; T _j = 25 °C	-	4800	-	pF
C _{oss}	output capacitance	V _{DS} = 12 V; V _{GS} = 0 V; f = 1 MHz;	-	1100	-	pF
C _{rss}	reverse transfer capacitance	T _j = 25 °C; see <u>Figure 14</u>	-	390	-	pF

Table 6.	able 6. Characteristics continued						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
t _{d(on)}	turn-on delay time	$\label{eq:VDS} \begin{array}{l} V_{DS} = 12 \; V; \; R_{L} = 0.5 \; \Omega; \; V_{GS} = 4.5 \; V; \\ R_{G(ext)} = 5.6 \; \Omega \end{array}$	-	47	-	ns	
t _r	rise time		-	72	-	ns	
t _{d(off)}	turn-off delay time		-	54	-	ns	
t _f	fall time		-	29	-	ns	
Source-d	rain diode						
V_{SD}	source-drain voltage	I _S = 25 A; V _{GS} = 0 V; T _j = 25 °C; see <u>Figure 15</u>	-	0.82	1.2	V	
t _{rr}	reverse recovery time	$I_{S} = 20 \text{ A}; \text{ d}I_{S}/\text{d}t = -100 \text{ A/s}; \text{ V}_{GS} = 0 \text{ V};$	-	43	-	ns	
Qr	recovered charge	$V_{DS} = 25 V$	-	53	-	nC	




PH1825AL N-channel TrenchMOS logic level FET




PH1825AL

N-channel TrenchMOS logic level FET



PH1825AL



7. Package outline




Fig 16. Package outline SOT669 (LFPAK)

8. Revision history

Table 7. Revision hist	Revision history					
Document ID	Release date	Data sheet status	Change notice	Supersedes		
PH1825AL_1	20090422	Product data sheet	-	-		

9. Legal information

9.1 Data sheet status

Document status [1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions"

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

9.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

10. Contact information

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

PH1825AL

N-channel TrenchMOS logic level FET

11. Contents

1	Product profile1
1.1	General description1
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Limiting values2
5	Thermal characteristics4
6	Characteristics5
7	Package outline10
8	Revision history11
9	Legal information12
9.1	Data sheet status12
9.2	Definitions12
9.3	Disclaimers
9.4	Trademarks12
10	Contact information12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009.

founded by
PHILIPS

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 22 April 2009 Document identifier: PH1825AL_1

All rights reserved.