

PH1875L

N-channel TrenchMOS logic level FET

Rev. 01 — 29 November 2005 Product data sheet

1. Product profile

1.1 General description

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

1.2 Features

- Logic level threshold
- Low thermal resistance
- Very low on-state resistance
- Surface-mounted package

1.3 Applications

- DC motor control
- DC-to-DC converters
- General purpose power switching

1.4 Quick reference data

- $V_{DS} \leq 75$ V
- $R_{DSon} \leq 16.5$ mΩ
- $I_D \leq 45.8$ A
- $Q_{GD} = 15.3$ nC (typ)

2. Pinning information

Table 1: Pinning

Pin	Description	Simplified outline	Symbol
1, 2, 3	source (S)		
4	gate (G)		
mb	mounting base; connected to drain (D)		



SOT669 (LFPAK)



PHILIPS

3. Ordering information

Table 2: Ordering information

Type number	Package		
	Name	Description	Version
PH1875L	LFPAK	plastic single-ended surface mounted package; 4 leads	SOT669

4. Limiting values

Table 3: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage	25 °C ≤ T_j ≤ 150 °C	-	75	V
V_{DGR}	drain-gate voltage (DC)	25 °C ≤ T_j ≤ 150 °C; R_{GS} = 20 kΩ	-	75	V
V_{GS}	gate-source voltage		-	±15	V
I_D	drain current	T_{mb} = 25 °C; V_{GS} = 10 V; see Figure 2 and 3	-	45.8	A
		T_{mb} = 100 °C; V_{GS} = 10 V; see Figure 2	-	29	A
I_{DM}	peak drain current	T_{mb} = 25 °C; pulsed; t_p ≤ 10 µs; see Figure 3	-	183	A
P_{tot}	total power dissipation	T_{mb} = 25 °C; see Figure 1	-	62.5	W
T_{stg}	storage temperature		–55	+150	°C
T_j	junction temperature		–55	+150	°C
Source-drain diode					
I_S	source current	T_{mb} = 25 °C	-	45.8	A
I_{SM}	peak source current	T_{mb} = 25 °C; pulsed; t_p ≤ 10 µs	-	183	A
Avalanche ruggedness					
$E_{DS(AL)S}$	non-repetitive drain-source avalanche energy	unclamped inductive load; I_D = 26 A; t_p = 0.11 ms; V_{DS} ≤ 75 V; R_{GS} = 50 Ω; V_{GS} = 10 V; starting at T_j = 25 °C	-	165	mJ



$$P_{der} = \frac{P_{tot}}{P_{tot(25\ ^\circ C)}} \times 100\ \%$$

Fig 1. Normalized total power dissipation as a function of mounting base temperature



$$I_{der} = \frac{I_D}{I_{D(25\ ^\circ C)}} \times 100\ \%$$

Fig 2. Normalized continuous drain current as a function of mounting base temperature



T_{mb} = 25 °C; I_{DM} is single pulse

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage

5. Thermal characteristics

Table 4: Thermal characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{th(j\text{-}mb)}$	thermal resistance from junction to mounting base	see Figure 4	-	-	2	K/W



Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration

6. Characteristics

Table 5: Characteristics

T_j = 25 °C unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static characteristics						
$V_{(BR)DSS}$	drain-source breakdown voltage	I_D = 250 µA; V_{GS} = 0 V				
		T_j = 25 °C	75	-	-	V
		T_j = –55 °C	68	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	I_D = 1 mA; V_{DS} = V_{GS}; see Figure 9 and 10				
		T_j = 25 °C	1	1.5	2	V
		T_j = 150 °C	0.5	-	-	V
		T_j = –55 °C	-	-	2.2	V
I_{DSS}	drain leakage current	V_{DS} = 75 V; V_{GS} = 0 V				
		T_j = 25 °C	-	-	1	µA
		T_j = 150 °C	-	-	500	µA
I_{GSS}	gate leakage current	V_{GS} = ±15 V; V_{DS} = 0 V	-	10	100	nA
R_G	gate resistance	f = 1 MHz	-	1	-	Ω
R_{DSon}	drain-source on-state resistance	V_{GS} = 10 V; I_D = 20 A; see Figure 6 and 8				
		T_j = 25 °C	-	13.3	16.5	mΩ
		T_j = 150 °C	-	24.2	30	mΩ
		V_{GS} = 4.5 V; I_D = 20 A; see Figure 6 and 8	-	14.6	20	mΩ
		V_{GS} = 5 V; I_D = 20 A; see Figure 6 and 8	-	14.2	18	mΩ
Dynamic characteristics						
$Q_{G(tot)}$	total gate charge	I_D = 25 A; V_{DS} = 60 V; V_{GS} = 5 V; see Figure 11 and 12	-	33.4	-	nC
Q_{GS}	gate-source charge		-	6.7	-	nC
Q_{GS1}	pre-$V_{GS(th)}$ gate-source charge		-	3.3	-	nC
Q_{GS2}	post-$V_{GS(th)}$ gate-source charge		-	3.4	-	nC
Q_{GD}	gate-drain charge		-	15.3	-	nC
$V_{GS(pl)}$	gate-source plateau voltage		-	3	-	V
$Q_{G(tot)}$	total gate charge	I_D = 0 A; V_{DS} = 0 V; V_{GS} = 4.5 V	-	23	-	nC
C_{iss}	input capacitance	V_{GS} = 0 V; V_{DS} = 25 V; f = 1 MHz; see Figure 14	-	2 600	-	pF
C_{oss}	output capacitance		-	285	-	pF
C_{rss}	reverse transfer capacitance		-	150	-	pF
C_{iss}	input capacitance	V_{GS} = 0 V; V_{DS} = 0 V; f = 1 MHz	-	4000	-	pF
$t_{d(on)}$	turn-on delay time	V_{DS} = 30 V; R_L = 1.2 Ω; V_{GS} = 5 V; R_G = 10 Ω	-	23	-	ns
t_r	rise time		-	80	-	ns
$t_{d(off)}$	turn-off delay time		-	92	-	ns
t_f	fall time		-	60	-	ns
Source-drain diode						
V_{SD}	source-drain voltage	I_S = 25 A; V_{GS} = 0 V; see Figure 13	-	0.85	1.2	V
t_{rr}	reverse recovery time	I_S = 20 A; dI_S/dt = –100 A/µs; V_{GS} = 0 V; V_R = 30 V	-	107	-	ns
Q_r	recovered charge		-	124	-	nC



T_j = 25 °C

Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values



T_j = 25 °C

Fig 6. Drain-source on-state resistance as a function of drain current; typical values



T_j = 25 °C and 150 °C; $V_{DS} > I_D \times R_{DSon}$

Fig 7. Transfer characteristics: drain current as a function of gate-source voltage; typical values



$$a = \frac{R_{DSon}}{R_{DSon(25\,^{\circ}C)}}$$

Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature



I_D = 1 mA; V_{DS} = V_{GS}

Fig 9. Gate-source threshold voltage as a function of junction temperature



T_j = 25 °C; V_{DS} = 5 V

Fig 10. Sub-threshold drain current as a function of gate-source voltage



I_D = 25 A; V_{DS} = 60 V

Fig 11. Gate-source voltage as a function of gate charge; typical values



Fig 12. Gate charge waveform definitions



T_j = 25 °C and 150 °C; V_{GS} = 0 V

Fig 13. Source current as a function of source-drain voltage; typical values



V_{GS} = 0 V; f = 1 MHz

Fig 14. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values

7. Package outline

Plastic single-ended surface mounted package (LFPAK); 4 leads **SOT669**



DIMENSIONS (mm are the original dimensions)

UNIT	A	A_1	A_2	A_3	b	b_2	b_3	b_4	c	c_2	$D^{(1)}$	$D_1^{(1)}$ max	$E^{(1)}$	$E_1^{(1)}$	e	H	L	L_1	L_2	w	y	θ
mm	1.20 1.01	0.15 0.00	1.10 0.95	0.25	0.50 0.35	4.41 3.62	2.2 2.0	0.9 0.7	0.25 0.19	0.30 0.24	4.10 3.80	4.20	5.0 4.8	3.3 3.1	1.27	6.2 5.8	0.85 0.40	1.3 0.8	1.3 0.8	0.25	0.1	8° 0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT669		MO-235				~~03-09-15~~ 04-10-13

Fig 15. Package outline SOT669 (LFPAK)

8. Revision history

Table 6: Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes
PH1875L_1	20051129	Product data sheet	-	-	-

9. Data sheet status

Level	Data sheet status [1]	Product status [2] [3]	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

10. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

11. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

12. Trademarks

Notice — All referenced brands, product names, service names and trademarks are the property of their respective owners.
TrenchMOS — is a trademark of Koninklijke Philips Electronics N.V.

13. Contact information

For additional information, please visit: http://www.semiconductors.philips.com

For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

14. Contents

1	**Product profile**	**1**
1.1	General description	1
1.2	Features	1
1.3	Applications	1
1.4	Quick reference data	1
2	**Pinning information**	**1**
3	**Ordering information**	**2**
4	**Limiting values**	**2**
5	**Thermal characteristics**	**4**
6	**Characteristics**	**5**
7	**Package outline**	**9**
8	**Revision history**	**10**
9	**Data sheet status**	**11**
10	**Definitions**	**11**
11	**Disclaimers**	**11**
12	**Trademarks**	**11**
13	**Contact information**	**11**

Date of release: 29 November 2005
Document number: PH1875L_1

Published in The Netherlands