N-channel TrenchMOS standard level FET

Rev. 03 — 11 November 2009

Product data sheet

1. Product profile

1.1 General description

Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product is designed and qualified for use in computing, communications, consumer and industrial applications only.

1.2 Features and benefits

- Electrostatically robust due to integrated protection diodes
- Saves PCB space due to small footprint
- Suitable for high frequency applications due to fast switching characteristics
- Suitable for logic level gate drive sources

1.3 Applications

High-speed line drivers

Relay drivers

1.4 Quick reference data

| Table 1. | Quick reference | | | | | |
|---------------------|-------------------------------------|--|-----|------|------|------|
| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
| V _{DS} | drain-source voltage | T _j ≥ 25 °C; T _j ≤ 150 °C | - | - | 60 | V |
| I _D | drain current | $T_{sp} = 25 \text{ °C}; V_{GS} = 10 \text{ V}; \text{ see}$ Figure 1 and 3 | - | - | 260 | mA |
| P _{tot} | total power dissipation | T _{sp} = 25 °C; see <u>Figure 2</u> | - | - | 0.56 | W |
| Dynamic | characteristics | | | | | |
| Q _{GD} | gate-drain charge | $V_{GS} = 10 \text{ V}; \text{ I}_{D} = 0.5 \text{ A};$ | - | 0.07 | - | nC |
| Q _{G(tot)} | total gate charge | V _{DS} = 48 V; T _j = 25 °C; see Figure 11 | - | 0.85 | - | nC |
| Static ch | aracteristics | | | | | |
| R _{DSon} | drain-source on-state resistance | V_{GS} = 4.5 V; I_D = 200 mA; T_j = 25 °C; see <u>Figure 9</u> and <u>10</u> | - | 3.8 | 5.3 | Ω |
| | | $V_{GS} = 10 \text{ V}; I_D = 500 \text{ mA};$ $T_j = 25 \text{ °C}; \text{ see } Figure 9 \text{ and}$ 10 | - | 2.8 | 4.5 | Ω |



2. Pinning information

| Table 2. | Pinning | information | | |
|----------|---------|-------------|-------------------------|----------------|
| Pin | Symbol | Description | Simplified outline | Graphic symbol |
| 1 | G | gate | | - |
| 2 | S | source | | |
| 3 | D | drain | 1 ☐ 2 SOT323 (SC-70) | |

3. Ordering information

Table 3. Ordering information

| Type number | Package | | |
|-------------|---------|--|---------|
| | Name | Description | Version |
| PMF3800SN | SC-70 | plastic surface-mounted package; 3 leads | SOT323 |

4. Marking

| Type number | Marking code ^[1] |
|-------------|-----------------------------|
| PMF3800SN | FK* |
| | |

[1] * = -: made in Hong Kong

* = p: made in Hong Kong

* = t: made in Malaysia

* = W: made in China

5. Limiting values

Table 5.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------|-------------------------|---|-----|------|------|
| V _{DS} | drain-source voltage | T _j ≥ 25 °C; T _j ≤ 150 °C | - | 60 | V |
| V _{DGR} | drain-gate voltage | T _j ≥ 25 °C; T _j ≤ 150 °C; R _{GS} = 20 kΩ | - | 60 | V |
| V _{GS} | gate-source voltage | | -15 | 15 | V |
| I _D | drain current | T_{sp} = 100 °C; V_{GS} = 10 V; see <u>Figure 1</u> | - | 165 | mA |
| | | T_{sp} = 25 °C; V_{GS} = 10 V; see <u>Figure 1</u> and <u>3</u> | - | 260 | mA |
| I _{DM} | peak drain current | $T_{sp} = 25 \text{ °C}; t_p \le 10 \mu\text{s}; \text{ pulsed}; \text{ see } \frac{\text{Figure 3}}{10 \mu\text{s}}$ | - | 560 | mA |
| P _{tot} | total power dissipation | T _{sp} = 25 °C; see <u>Figure 2</u> | - | 0.56 | W |
| T _{stg} | storage temperature | | -55 | 150 | °C |
| Tj | junction temperature | | -55 | 150 | °C |
| | | | | | |

Table 5. Limiting values ...continued

In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions | Min | Мах | Unit |
|------------------|------------------------------------|---|-----|-----|------|
| Source-d | rain diode | | | | |
| ls | source current | T _{sp} = 25 °C | - | 280 | mA |
| I _{SM} | peak source current | $T_{sp} = 25 \text{ °C}; t_p \le 10 \mu s; \text{ pulsed}$ | - | 560 | mA |
| Electrost | atic discharche voltage | | | | |
| V _{ESD} | electrostatic discharge voltage | HBM; C = 100 pF; R = 1.5 k Ω | - | 1 | kV |




Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage


6. Thermal characteristics

| Symbol | Parameter | Conditions | | Min | Тур | Max | Unit |
|--------------------------------|--|---------------------|------------------|-----|-------------------------|--------------------------|------|
| R _{th(j-sp)} | thermal resistance from junction to solder point | see <u>Figure 4</u> | | - | - | 220 | K/W |
| 10 ³ | | | | | | 03ap25 | |
| Z _{th(j–sp)} (K/W) | | | | | | | |
| 10 ² | .δ = 0.5 | | | | | | |
| | 0.2 | | | | | | |
| 10 | 0.02 single pulse | | | | P | $\delta = \frac{t_p}{T}$ | |
| | | | | | | | |
| 1 | | | | | → t _p - T | · | |
| 10 | -4 10-3 | 10 ⁻² | 10 ⁻¹ | 1 | t _p (s | 10) |) |


7. Characteristics

| Table 7. | Characteristics | | | | | |
|----------------------|----------------------------------|--|-----|------|-----|------|
| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
| Static cha | aracteristics | | | | | |
| V _{(BR)DSS} | drain-source | $I_D = 10 \ \mu A; \ V_{GS} = 0 \ V; \ T_j = -55 \ ^\circ C$ | 55 | - | - | V |
| | breakdown voltage | $I_D = 10 \ \mu A; \ V_{GS} = 0 \ V; \ T_j = 25 \ ^\circ C$ | 60 | - | - | V |
| V _{GS(th)} | gate-source threshold voltage | $I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 150 \text{ °C}; \text{ see}$ Figure 7 and 8 | 0.6 | - | - | - V |
| | | $I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = -55 \text{ °C}; \text{ see}$ Figure 7 and 8 | - | - | 3.5 | V |
| | | $I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 25 \text{ °C}; \text{ see}$ Figure 7 and 8 | 1 | 2 | 3.3 | V |
| I _{DSS} | drain leakage current | $V_{DS} = 48 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$ | - | - | 1 | μA |
| | | V _{DS} = 48 V; V _{GS} = 0 V; T _j = 150 °C | - | - | 10 | μA |
| I _{GSS} | gate leakage current | V_{GS} = -10 V; V_{DS} = 0 V; T_j = 25 °C | - | 50 | 500 | nA |
| | | V_{GS} = 10 V; V_{DS} = 0 V; T_j = 25 °C | - | 50 | 500 | nA |
| R _{DSon} | drain-source on-state resistance | V_{GS} = 10 V; I _D = 500 mA; T _j = 150 °C; see Figure 9 and 10 | - | 5.2 | 8.4 | Ω |
| | | V_{GS} = 4.5 V; I_D = 200 mA; T_j = 25 °C; see Figure 9 and 10 | - | 3.8 | 5.3 | Ω |
| | | V_{GS} = 10 V; I _D = 500 mA; T _j = 25 °C; see Figure 9 and 10 | - | 2.8 | 4.5 | Ω |
| V _{(BR)GSS} | R)GSS gate-source breakdown | $V_{DS} = 0 \text{ V}; \text{ T}_{j} = 25 \text{ °C}; \text{ I}_{G} = -1 \text{ mA}$ | 16 | 22 | - | V |
| | voltage | $T_j = 25 \text{ °C}; I_G = 1 \text{ mA}; V_{DS} = 0 \text{ V}$ | 16 | 22 | - | V |
| Dynamic | characteristics | | | | | |
| Q _{G(tot)} | total gate charge | $I_D = 0.5 \text{ A}; V_{DS} = 48 \text{ V}; V_{GS} = 10 \text{ V};$ | - | 0.85 | - | nC |
| Q _{GS} | gate-source charge | T _j = 25 °C; see <u>Figure 11</u> | - | 0.55 | - | nC |
| Q _{GD} | gate-drain charge | | - | 0.07 | - | nC |
| C _{iss} | input capacitance | V_{DS} = 10 V; V_{GS} = 0 V; f = 1 MHz; | - | 13 | 40 | pF |
| C _{oss} | output capacitance | T _j = 25 °C; see <u>Figure 12</u> | - | 8 | 30 | pF |
| C _{rss} | reverse transfer capacitance | | - | 4 | 10 | pF |
| t _{d(on)} | turn-on delay time | V_{DS} = 50 V; R_L = 250 Ω ; V_{GS} = 10 V; | - | - | - | ns |
| t _r | rise time | $R_{G(ext)} = 50 \ \Omega$ | - | - | - | ns |
| t _{d(off)} | turn-off delay time | | - | - | - | ns |
| t _f | fall time | | - | - | - | ns |
| t _{off} | turn-off time | $V_{DS} = 50 \text{ V}; V_{GS} = 10 \text{ V}; \text{R}_{G(ext)} = 50 \Omega;$ | - | 9 | - | ns |
| t _{on} | turn-on time | $R_{GS} = 50 \ \Omega; T_j = 25 \ ^{\circ}C; R_L = 250 \ \Omega$ | - | 3 | - | ns |
| Source-d | rain diode | | | | | |
| V _{SD} | source-drain voltage | I_S = 300 mA; V_{GS} = 0 V; T_j = 25 °C; see Figure 13 | - | 0.93 | 1.5 | V |
| t _{rr} | reverse recovery time | I _S = 300 mA; dI _S /dt = -100 A/μs; | - | 30 | - | ns |
| Qr | recovered charge | $V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; T_j = 25 \text{ °C}$ | - | 30 | - | nC |


N-channel TrenchMOS standard level FET



N-channel TrenchMOS standard level FET



N-channel TrenchMOS standard level FET



8. Package outline




Fig 14. Package outline SOT323 (SC-70)

9. Revision history

| Table 8. Revision histo | ory | | | |
|------------------------------|-----------------------------------|--|---------------------------|---------------------|
| Document ID | Release date | Data sheet status | Change notice | Supersedes |
| PMF3800SN_3 | 20091111 | Product data sheet | - | PMF3800SN_2 |
| Modifications: | | of this data sheet has been f NXP Semiconductors. | redesigned to comply wi | th the new identity |
| | Legal texts I | have been adapted to the r | new company name wher | e appropriate. |
| | Maximum va | alue added for $V_{GS(th)} @ T_j$ | = 25 °C in Characteristic | s table. |
| PMF3800SN_2 (9397 750 15218) | 20050701 | Product data sheet | - | PMF3800SN_1 |
| PMF3800SN_1 (9397 750 14255) | 20050208 | Product data sheet | - | - |

10. Legal information

10.1 Data sheet status

| Document status [1][2] | Product status ^[3] | Definition |
|--------------------------------|-------------------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions"

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

10.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

10.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

10.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

11. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: <u>salesaddresses@nxp.com</u>

N-channel TrenchMOS standard level FET

12. Contents

| 1 | Product profile1 |
|------|--------------------------|
| 1.1 | General description1 |
| 1.2 | Features and benefits1 |
| 1.3 | Applications1 |
| 1.4 | Quick reference data1 |
| 2 | Pinning information2 |
| 3 | Ordering information2 |
| 4 | Marking2 |
| 5 | Limiting values2 |
| 6 | Thermal characteristics4 |
| 7 | Characteristics5 |
| 8 | Package outline9 |
| 9 | Revision history10 |
| 10 | Legal information11 |
| 10.1 | Data sheet status11 |
| 10.2 | Definitions11 |
| 10.3 | Disclaimers |
| 10.4 | Trademarks11 |
| 11 | Contact information11 |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

ail to: salesaddresses@nxp.com Date of release: 11 November 2009 Document identifier: PMF3800SN_3

All rights reserved.

founded by

