PMN38EN

N-channel TrenchMOS logic level FET

Rev. 02 — 3 October 2007

Product data sheet

Product profile 1.

1.1 General description

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package. This product is designed and qualified for use in computing, communications, consumer and industrial applications only.

1.2 Features

- Logic level threshold
- Surface-mounted package
- Low threshold voltage
- Very fast switching

1.3 Applications

- Battery powered motor control
- High speed switch in set top box power
 Load switch in notebook computers supplies
- Driver FET in DC-to-DC converters

1.4 Quick reference data

Table 1. **Quick reference**

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DS}	drain-source voltage	$T_j \ge 25~^{\circ}C;~T_j \le 150~^{\circ}C$	-	-	30	V
I _D	drain current	T_{sp} = 25 °C; V_{GS} = 10 V; see <u>Figure 1</u> and <u>3</u>	-	-	5.4	Α
P _{tot}	total power dissipation	$T_{sp} = 25 ^{\circ}C$; see <u>Figure 2</u>	-	-	1.75	W
Static characteristics						
R _{DSon}	drain-source on-state resistance	$V_{GS} = 4.5 \text{ V}; I_D = 2.8 \text{ A};$ $T_j = 25 ^{\circ}\text{C}; \text{ see } \underline{\text{Figure 8}} \text{ and } \underline{9}$	-	38	46	mΩ



2 of 12

Pinning information

Table 2. **Pinning**

Pin	Symbol	Description	Simplified outline	Graphic Symbol		
1	D	drain	□6 □5 □4	D		
2	D	drain				
3	G	gate	0	$G \longrightarrow \overline{A}$		
4	S	source	1 2 3			
5	D	drain	SOT457 (TSOP6)	mbb076 S		
6	D	drain				

Ordering information 3.

Table 3. **Ordering information**

Type number	Package		
	Name	Description	Version
PMN38EN	TSOP6	plastic surface-mounted package (TSOP6); 6 leads	SOT457

Limiting values 4.

Table 4. **Limiting values**

Product data sheet

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage	$T_j \ge 25 ^{\circ}C; T_j \le 150 ^{\circ}C$	-	30	V
V_{GS}	gate-source voltage		-20	20	V
I_D	drain current	$T_{sp} = 100 ^{\circ}C; V_{GS} = 10 V; \text{ see } \underline{\text{Figure 1}}$	-	3.4	Α
		T_{sp} = 25 °C; V_{GS} = 10 V; see <u>Figure 1</u> and <u>3</u>	-	5.4	Α
I_{DM}	peak drain current	T_{sp} = 25 °C; $t_p \le 10 \mu s$; pulsed; see Figure 3	-	21.6	Α
P _{tot}	total power dissipation	T _{sp} = 25 °C; see <u>Figure 2</u>	-	1.75	W
T _{stg}	storage temperature		-55	150	°C
T _j	junction temperature		-55	150	°C
Source-	drain diode				
I _S	source current	$T_{sp} = 25 ^{\circ}C$	-	1.45	А
I _{SM}	peak source current	T_{sp} = 25 °C; t_p = 10 μs ; pulsed	-	5.8	А

N-channel TrenchMOS logic level FET






Fig 1. Normalized continuous drain current as a function of solder point temperature



$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100 \%$$

Fig 2. Normalized total power dissipation as a function of solder point temperature



 $T_{_{SP}}$ = 25 °C; I_{DM} is single pulse

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage

N-channel TrenchMOS logic level FET

5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-sp)}$	thermal resistance from junction to solder point	see Figure 4	11 -	-	70	K/W

[1] Mounted on a metal clad board




Fig 4. Transient thermal impedance from junction to solder point as a function of pulse duration

6. Characteristics

Table 6. Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static char	racteristics					
V _{(BR)DSS}	drain-source breakdown voltage	$I_D = 250 \mu A; V_{GS} = 0 V;$ $T_j = -55 ^{\circ}C$	27	-	-	V
		$I_D = 250 \mu A; V_{GS} = 0 V;$ $T_j = 25 °C$	30	-	-	V
$V_{\text{GS(th)}}$	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS};$ $T_j = 150 \text{ °C}$	0.6	-	-	V
		I_D =1 mA; V_{DS} = V_{GS} ; T_j = -55 °C	-	-	2.2	V
		$I_D = 1$ mA; $V_{DS} = V_{GS}$; $T_j = 25$ °C; see Figure 7	1	1.5	2	V
I _{DSS}	drain leakage current	$V_{DS} = 30 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 ^{\circ}\text{C}$	-	0.01	0.1	μΑ
		$V_{DS} = 30 \text{ V}; V_{GS} = 0 \text{ V};$ $T_j = 150 ^{\circ}\text{C}$	-	-	10	μА

PMN38EN_2 © NXP B.V. 2007. All rights reserved.

N-channel TrenchMOS logic level FET

Table 6. Characteristics ... continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I_{GSS}	gate leakage current	$V_{GS} = +20 \text{ V}; V_{DS} = 0 \text{ V};$ $T_j = 25 ^{\circ}\text{C}$	-	10	100	nA
		$V_{GS} = -20 \text{ V}; V_{DS} = 0 \text{ V};$ $T_j = 25 ^{\circ}\text{C}$	-	10	100	nA
R_{DSon}	drain-source on-state	$V_{GS} = 10 \text{ V}; I_D = 3 \text{ A}; T_j = 150 ^{\circ}\text{C}$	-	49.6	60.9	mΩ
	resistance	$V_{GS} = 4.5 \text{ V}; I_D = 2.8 \text{ A};$ $T_j = 25 ^{\circ}\text{C}; \text{ see } \frac{\text{Figure 8}}{\text{Mode 8}} \text{ and } \frac{9}{\text{Mode 9}}$	-	38	46	mΩ
		$V_{GS} = 10 \text{ V}; I_D = 3 \text{ A}; T_j = 25 ^{\circ}\text{C};$ see Figure 8 and 9	-	31	38	mΩ
Dynamic (characteristics					
Q _{G(tot)}	total gate charge	$I_D = 5 \text{ A}; V_{DS} = 15 \text{ V};$ $V_{GS} = 4.5 \text{ V}; T_j = 25 ^{\circ}\text{C};$ see Figure 10 and 11	-	6.1	-	nC
Q_GS	gate-source charge	$I_D = 5 \text{ A}; V_{DS} = 15 \text{ V};$ $V_{GS} = 4.5 \text{ V}; T_j = 25 ^{\circ}\text{C};$ see <u>Figure 10</u> and <u>11</u>	-	1.7	-	nC
Q_GD	gate-drain charge	$I_D = 5 \text{ A}; V_{DS} = 15 \text{ V};$ $V_{GS} = 4.5 \text{ V}; T_j = 25 ^{\circ}\text{C};$ see <u>Figure 10</u> and <u>11</u>	-	2.35	-	nC
C _{iss}	input capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = 0 \text{ V};$ $f = 1 \text{ MHz}; T_j = 25 ^{\circ}\text{C};$ see Figure 12	-	495	-	pF
C _{oss}	output capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V};$ $f = 1 \text{ MHz}; T_j = 25 ^{\circ}\text{C};$ $\text{see } \frac{\text{Figure } 12}{\text{ Constant } 12}$	-	100	-	pF
C _{rss}	reverse transfer capacitance	V_{DS} = 25 V; V_{GS} = 0 V; f = 1 MHz; T_j = 25 °C; see <u>Figure 12</u>	-	70	-	pF
t _{d(on)}	turn-on delay time	$R_{G(ext)} = 6 \Omega$; $R_L = 12 \Omega$; $V_{DS} = 15 V$; $V_{GS} = 4.5 V$; $T_j = 25 ^{\circ}C$	-	14	-	ns
t _r	rise time	$R_{G(ext)} = 6 \Omega$; $R_L = 12 \Omega$; $V_{DS} = 15 V$; $V_{GS} = 4.5 V$; $T_j = 25 ^{\circ}C$	-	19	-	ns
t _{d(off)}	turn-off delay time	$V_{DS} = 15 \text{ V}; R_L = 12 \Omega;$ $V_{GS} = 4.5 \text{ V}; R_{G(ext)} = 6 \Omega;$ $T_j = 25 \text{ °C}$	-	28	-	ns
t _f	fall time	$R_{G(ext)} = 6 \Omega$; $R_L = 12 \Omega$; $V_{DS} = 15 V$; $V_{GS} = 4.5 V$; $T_j = 25 ^{\circ}C$	-	16	-	ns
Source-dr	ain diode					
V_{SD}	source-drain voltage	$I_S = 1.7 \text{ A}$; $V_{GS} = 0 \text{ V}$; $T_j = 25 \text{ °C}$; see <u>Figure 13</u>	-	0.75	1.2	V
t _{rr}	reverse recovery time	$I_S = 2.3 \text{ A}$; $dI_S/dt = 100 \text{ A/}\mu\text{s}$; $V_{GS} = 0 \text{ V}$; $V_{DS} = 30 \text{ V}$; $T_i = 25 ^{\circ}\text{C}$	-	22	-	ns

N-channel TrenchMOS logic level FET




Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values






Fig 7. Sub-threshold drain current as a function of gate-source voltage



 $V_{DS} > I_D \times R_{DSon}$

Fig 6. Transfer characteristics: drain current as a function of gate-source voltage; typical values



T_i = 25 °C

Fig 8. Drain-source on-state resistance as a function of drain current; typical values

 $T_i = 25 \text{ °C}; V_{DS} = V_{GS}$

6 of 12

N-channel TrenchMOS logic level FET




Fig 9. Normalized drain-source on-state resistance factor as a function of junction temperature






Fig 11. Gate charge waveform definitions



$$I_D = 5 \text{ A}; T_i = 25 \text{ °C}; V_{DS} = 15 \text{ V}$$

Fig 10. Gate-source voltage as a function of gate charge; typical values




$$V_{GS} = 0 V$$
; $f = 1 MHz$

Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values

PMN38EN_2 © NXP B.V. 2007. All rights reserved.

N-channel TrenchMOS logic level FET



 $V_{GS} = 0 V$

Fig 13. Source current as a function of source-drain voltage; typical values

N-channel TrenchMOS logic level FET

7. Package outline

Plastic surface-mounted package (TSOP6); 6 leads

SOT457




Fig 14. Package outline SOT457 (TSOP6)

PMN38EN **NXP Semiconductors**

N-channel TrenchMOS logic level FET

10 of 12

Revision history

Table 7. **Revision history**

Product data sheet

Document ID	Release date	Data sheet status	Change notice	Supersedes
PMN38EN_2	20071003	Product data sheet	-	PMN38EN_1
Modifications:		of this data sheet has beer of NXP Semiconductors.	redesigned to comply w	vith the new identity
	 Legal texts 	have been adapted to the	company name where ap	opropriate.
PMN38EN_1	20060113	Product data sheet	-	-

N-channel TrenchMOS logic level FET

9. Legal information

9.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

9.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to

result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

10. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

PMN38EN 2 © NXP B.V. 2007. All rights reserved.

PMN38EN **NXP Semiconductors**

N-channel TrenchMOS logic level FET

11. Contents

1	Product profile
1.1	General description
1.2	Features
1.3	Applications
1.4	Quick reference data 1
2	Pinning information 2
3	Ordering information
4	Limiting values
5	Thermal characteristics 4
6	Characteristics4
7	Package outline
8	Revision history
9	Legal information11
9.1	Data sheet status
9.2	Definitions 11
9.3	Disclaimers
9.4	Trademarks11
10	Contact information
11	Contents 12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.





founded by