

PSMN5R8-30LL

N-channel DFN3333-8 30 V 5.8 mΩ logic level MOSFET Rev. 3 — 12 December 2011 Product da

Product data sheet

Product profile 1.

1.1 General description

Logic level N-channel MOSFET in DFN3333-8 package qualified to 150 °C. This product is designed and qualified for use in a wide range of industrial, communications and power supply equipment.

1.2 Features and benefits

- High efficiency due to low switching and conduction losses
- Small footprint for compact designs

1.3 Applications

- Battery protection
- DC-to-DC converters
- 1.4 Quick reference data

- Suitable for logic level gate drive sources
- Load switching
- Power ORing

Table 1.	Quick reference data					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 150 °C	-	-	30	V
I _D	drain current	T _{mb} = 25 °C; V _{GS} = 10 V; see <u>Figure 1</u>	-	-	40	A
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>	-	-	55	W
Tj	junction temperature		-55	-	150	°C
Static cha	aracteristics					
R _{DSon}	drain-source on-state resistance	V _{GS} = 4.5 V; I _D = 10 A; T _j = 25 °C; see <u>Figure 12</u>	-	6.1	8	mΩ
		V _{GS} = 10 V; I _D = 10 A; T _j = 100 °C; see <u>Figure 13</u>	-	-	7.7	mΩ
		V_{GS} = 10 V; I_D = 10 A; T_j = 25 °C; see <u>Figure 12</u> ; see <u>Figure 13</u>	-	5	5.8	mΩ



PSMN5R8-30LL

N-channel DFN3333-8 30 V 5.8 mΩ logic level MOSFET

QUICK reference data continued					
Parameter	Conditions	Min	Тур	Max	Unit
characteristics					
gate-drain charge	V_{GS} = 10 V; I_D = 15 A; V_{DS} = 15 V;	-	3.4	-	nC
total gate charge	see Figure 14; see Figure 15	-	24	-	nC
	V_{GS} = 4.5 V; I_D = 15 A; V_{DS} = 15 V; see <u>Figure 14</u> ; see <u>Figure 15</u>	-	11.7	-	nC
e ruggedness					
non-repetitive drain-source avalanche energy		-	-	47	mJ
	Parameter characteristics gate-drain charge total gate charge e ruggedness non-repetitive drain-source	ParameterConditionscharacteristicsgate-drain charge $V_{GS} = 10 \text{ V}; \text{ I}_D = 15 \text{ A}; \text{ V}_{DS} = 15 \text{ V};$ see Figure 14; see Figure 15total gate charge $V_{GS} = 4.5 \text{ V}; \text{ I}_D = 15 \text{ A};$ $V_{DS} = 15 \text{ V};$ see Figure 14; see Figure 15e ruggednessnon-repetitive drain-source avalanche energy $V_{GS} = 10 \text{ V}; \text{ T}_{j(init)} = 25 ^{\circ}\text{C};$ $\text{I}_D = 40 \text{ A}; \text{V}_{sup} \leq 30 \text{ V};$ unclamped;	ParameterConditionsMincharacteristicsgate-drain charge $V_{GS} = 10 \text{ V}; I_D = 15 \text{ A}; V_{DS} = 15 \text{ V};$ -total gate charge $V_{GS} = 4.5 \text{ V}; I_D = 15 \text{ A};$ - $V_{GS} = 4.5 \text{ V}; I_D = 15 \text{ A};$ - $V_{GS} = 4.5 \text{ V}; I_D = 15 \text{ A};$ - $V_{GS} = 15 \text{ V};$ see Figure 14;-see Figure 15-e ruggednessVnon-repetitive drain-source $V_{GS} = 10 \text{ V}; T_{j(init)} = 25 \text{ °C};$ - $I_D = 40 \text{ A}; V_{sup} \le 30 \text{ V};$ unclamped;-	ParameterConditionsMinTypcharacteristicsgate-drain charge $V_{GS} = 10 \text{ V}; I_D = 15 \text{ A}; V_{DS} = 15 \text{ V};$ -3.4total gate chargesee Figure 14; see Figure 15-24 $V_{GS} = 4.5 \text{ V}; I_D = 15 \text{ A};$ -11.7 $V_{DS} = 15 \text{ V};$ see Figure 15-11.7e ruggednessvSee 10 \text{ V}; T_j(init) = 25 °C;-non-repetitive drain-source $V_{GS} = 10 \text{ V}; T_j(init) = 25 °C;$ $uvalanche energy$ $V_{GS} = 10 \text{ V}; T_j(init) = 25 °C;$	ParameterConditionsMinTypMaxcharacteristicsgate-drain charge $V_{GS} = 10 \text{ V}; I_D = 15 \text{ A}; V_{DS} = 15 \text{ V};$ - 3.4 -total gate charge $V_{GS} = 10 \text{ V}; I_D = 15 \text{ A}; V_{DS} = 15 \text{ V};$ - 3.4 - $V_{GS} = 4.5 \text{ V}; I_D = 15 \text{ A};$ - 24 - $V_{GS} = 4.5 \text{ V}; I_D = 15 \text{ A};$ - 11.7 - $V_{DS} = 15 \text{ V};$ see Figure 14;see Figure 14;see Figure 15e ruggednessVGS = 10 \text{ V}; T_j(init) = 25 ^{\circ}\text{C}; $A7$ I_D = 40 \text{ A}; V_{sup} \le 30 \text{ V}; unclamped;-47

Table 1. Quick reference data ...continued

2. Pinning information

Table 2.	Pinning	information		
Pin	Symbol	Description	Simplified outline	Graphic symbol
1	S	source		2
2	S	source		
3	S	source		
4	G	gate		
5,6,7,8	D	drain		mbb076 S
mb	D	mounting base; connected to drain	Transparent top view	

SOT873-1 (DFN3333-8)

3. Ordering information

Table 3. Ordering	information		
Type number	Package		
	Name	Description	Version
PSMN5R8-30LL	DFN3333-8	plastic thermal enhanced very thin small outline package; no leads; 8 terminals	SOT873-1

N-channel DFN3333-8 30 V 5.8 mΩ logic level MOSFET

4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 150 °C	-	30	V
V _{DGR}	drain-gate voltage	T _j ≤ 150 °C; T _j ≥ 25 °C; R _{GS} = 20 kΩ	-	30	V
V _{GS}	gate-source voltage		-20	20	V
I _D	drain current	V _{GS} = 10 V; T _{mb} = 100 °C; see <u>Figure 1</u>	-	40	А
		V_{GS} = 10 V; T_{mb} = 25 °C; see <u>Figure 1</u>	-	40	А
I _{DM}	peak drain current	pulsed; $t_p \le 10 \ \mu s$; $T_{mb} = 25 \ ^{\circ}C$; see Figure 3	-	295	А
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>	-	55	W
T _{stg}	storage temperature		-55	150	°C
Tj	junction temperature		-55	150	°C
T _{sld(M)}	peak soldering temperature		-	260	°C
Source-dra	in diode				
I _S	source current	T _{mb} = 25 °C	-	40	А
I _{SM}	peak source current	pulsed; $t_p \le 10 \ \mu s$; $T_{mb} = 25 \ ^{\circ}C$	-	295	А
Avalanche	ruggedness				
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	V_{GS} = 10 V; $T_{j(init)}$ = 25 °C; I_D = 40 A; $V_{sup} \le$ 30 V; unclamped; R_{GS} = 50 Ω	-	47	mJ
-					





Fig 1. Continuous drain current as a function of mounting base temperature




$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$

Fig 2. Normalized total power dissipation as a function of solder point temperature

PSMN5R8-30LL

N-channel DFN3333-8 30 V 5.8 mΩ logic level MOSFET



. . .

N-channel DFN3333-8 30 V 5.8 mΩ logic level MOSFET


5. Thermal characteristics

. .

.

R _{th(j-mb)} thermal resistance from junction to mounting see Figure 4 - 1.3 1.7 base	Table 5.	I hermal characteristics					
base	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Rtb(i-a) thermal resistance from junction to ambient [1] - 54 60	R _{th(j-mb)}		see Figure 4	-	1.3	1.7	K/W
	R _{th(j-a)}	thermal resistance from junction to ambient		<u>[1]</u> _	54	60	K/W

 R_{th(j-a)} is guaranteed by design and assumes that the device is mounted on a 40mm x 40mm x 70µm copper pad at 20°C ambient temperature. In practice R_{th(j-a)} will be determined by the customer's PCB characteristics



N-channel DFN3333-8 30 V 5.8 mΩ logic level MOSFET

6. Characteristics


	Max	ıx Ur
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	-	V
	-	V
	-	V
$\begin{tabular}{ c c c c c } \hline See Figure 10 \\ \hline V_{DS} & drain leakage current \\ \hline V_{DS} = 30 V; V_{GS} = 0 V; T_j = 25 °C & & & 0.05 \\ \hline V_{DS} = 30 V; V_{DS} = 0 V; T_j = 25 °C & & & 5 \\ \hline V_{GS} = -20 V; V_{DS} = 0 V; T_j = 25 °C & & & 5 \\ \hline V_{GS} = -20 V; V_{DS} = 0 V; T_j = 25 °C & & & 5 \\ \hline V_{GS} = -20 V; V_{DS} = 0 V; T_j = 25 °C & & & & 5 \\ \hline V_{GS} = -20 V; V_{DS} = 0 V; T_j = 25 °C & & & & & & \\ \hline V_{GS} = 10 V; I_D = 10 A; T_j = 100 °C ; & & & & & \\ \hline See Figure 12 \\ \hline V_{GS} = 10 V; I_D = 10 A; T_j = 100 °C ; & & & & & \\ \hline V_{GS} = 10 V; I_D = 10 A; T_j = 150 °C ; & & & & & \\ \hline See Figure 13 \\ \hline V_{GS} = 10 V; I_D = 10 A; T_j = 25 °C ; see \\ \hline Figure 13 \\ \hline V_{GS} = 10 V; I_D = 10 A; T_j = 25 °C ; see \\ \hline See Figure 13 \\ \hline V_{GS} = 10 V; I_D = 10 A; T_j = 25 °C ; see \\ \hline See Figure 13 \\ \hline V_{GS} = 10 V; I_D = 10 A; T_j = 25 °C ; see \\ \hline See Figure 13 \\ \hline V_{GS} = 10 V; I_D = 10 A; T_j = 25 °C ; see \\ \hline See Figure 13 \\ \hline V_{GS} = 10 V; I_D = 10 A; T_j = 25 °C ; see \\ \hline See Figure 14 ; see Figure 13 \\ \hline V_{GS} = 10 V; I_D = 10 A; T_j = 25 °C ; see \\ \hline See Figure 14 ; see Figure 15 \\ \hline I_D = 15 A; V_{DS} = 15 V; V_{GS} = 10 V ; & & & & & \\ \hline I_D = 15 A; V_{DS} = 15 V; V_{GS} = 10 V ; & & & & & \\ \hline See Figure 14 ; see Figure 15 \\ \hline I_D = 0 A; V_{DS} = 15 V; V_{GS} = 10 V ; & & & & & \\ \hline See Figure 14 ; see Figure 15 \\ \hline See Figure 14 ; see Figure 15 \\ \hline C_{GS} & gate-source charge \\ \hline I_D = 15 A; V_{DS} = 15 V; V_{GS} = 10 V ; & & & & \\ \hline See Figure 14 ; see Figure 15 \\ \hline C_{GS} & input capacitance \\ \hline V_{DS} = 15 V; V_{GS} = 15 V; V_{GS} = 10 V ; & & & & \\ \hline See Figure 14 ; see Figure 15 \\ \hline C_{ISS} & input capacitance \\ \hline V_{DS} = 15 V; V_{GS} = 0 V; f = 1 MHz; \\ \hline T_{SS} & input capacitance \\ \hline V_{DS} = 15 V; V_{GS} = 0 V; f = 1 MHz; \\ \hline T_{SS} & input capacitance \\ \hline V_{DS} = 15 V; V_{GS} = 0 V; f = 1 MHz; \\ \hline T_{SS} & input capacitance \\ \hline V_{DS} = 15 V; V_{SS} = 0 V; f = 1 MHz; \\ \hline T_{SS} & input capacitance \\ \hline V_{DS} = 15 V; V_{SS} = 0 V; f = 1 MHz; \\ \hline T_{SS} & input capacitance \\ \hline T_{SS$	2.15	5 V
$V_{GS} = 30 \text{ V; } V_{GS} = 0 \text{ V; } T_{j} = 125 \text{ °C}$ $I_{GSS} \qquad \text{gate leakage current} \qquad V_{GS} = 20 \text{ V; } V_{DS} = 0 \text{ V; } T_{j} = 25 \text{ °C} - 5$ $V_{GS} = -20 \text{ V; } V_{DS} = 0 \text{ V; } T_{j} = 25 \text{ °C} - 5$ $V_{GS} = 10 \text{ V; } I_{D} = 10 \text{ A; } T_{j} = 25 \text{ °C} 5$ $V_{GS} = 10 \text{ V; } I_{D} = 10 \text{ A; } T_{j} = 100 \text{ °C;}$	2.6	i V
Ideasgate leakage current $V_{GS} = 20 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 ^{\circ}\text{C}$ 5 R_{DSon} drain-source on-state resistance $V_{GS} = -20 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 ^{\circ}\text{C}$ 5 R_{DSon} drain-source on-state resistance $V_{GS} = 4.5 \text{ V}; I_D = 10 \text{ A}; T_j = 25 ^{\circ}\text{C};$ 6.1 $V_{GS} = 10 \text{ V}; I_D = 10 \text{ A}; T_j = 100 ^{\circ}\text{ C};$ $v_{GS} = 10 \text{ V}; I_D = 10 \text{ A}; T_j = 150 ^{\circ}\text{ C};$ -9 $v_{GS} = 10 \text{ V}; I_D = 10 \text{ A}; T_j = 25 ^{\circ}\text{ C};$ see-5 $V_{GS} = 10 \text{ V}; I_D = 10 \text{ A}; T_j = 25 ^{\circ}\text{ C};$ see-5 $v_{GS} = 10 \text{ V}; I_D = 10 \text{ A}; T_j = 25 ^{\circ}\text{ C};$ see-5 $V_{GS} = 10 \text{ V}; I_D = 10 \text{ A}; T_j = 25 ^{\circ}\text{ C};$ see-5 $V_{GS} = 10 \text{ V}; I_D = 10 \text{ A}; T_j = 25 ^{\circ}\text{ C};$ see-5 $V_{GS} = 10 \text{ V}; I_D = 10 \text{ A}; T_j = 25 ^{\circ}\text{ C};$ see-5 $V_{GS} = 10 \text{ V}; I_D = 10 \text{ A}; T_j = 25 ^{\circ}\text{ C};$ see-5 $V_{GS} = 10 \text{ V}; I_D = 10 \text{ A}; T_j = 25 ^{\circ}\text{ C};$ see-5 $V_{GS} = 10 \text{ V}; I_D = 10 \text{ A}; T_j = 25 ^{\circ}\text{ C};$ see-5 $V_{GS} = 10 \text{ V}; I_D = 10 \text{ A}; T_j = 25 ^{\circ}\text{ C};$ see-0.9 $Dynamic characteristicsI_D = 15 \text{ A}; V_{DS} = 15 \text{ V}; V_{GS} = 10 \text{ V};$ -24 Q_{GS} gate-source chargeI_D = 15 \text{ A}; V_{DS} = 15 \text{ V}; V_{GS} = 10 \text{ V};-2.3 Q_{GS} pre-threshold gate-sourceI_D = 15 \text{ A}; V_{DS} = 15 \text{ V}; V_{GS} = 10 \text{ V};-1.9 Q_{GS} gate-drain ch	1	μA
$\begin{tabular}{ c c c c } \hline V_{GS} = -20 \ V; \ V_{DS} = 0 \ V; \ T_j = 25 \ ^{\circ}C & . & . & . & . & . & . & . & . & . & $	50	μA
$ \begin{array}{c} R_{DSon} \\ R_{DSon} \\ R_{DSon} \\ \end{array} \begin{array}{c} \mbox{drain-source on-state resistance} \\ \mbox{drain-source charge} \\ \m$	100	0 nA
$\begin{array}{ c c c c c c } & see \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	100	0 nA
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	8	m
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	7.7	′ m!
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	10.4	.4 m!
Dynamic characteristics $Q_{G(tot)}$ total gate charge $I_D = 15 \text{ A}; V_{DS} = 15 \text{ V}; V_{GS} = 10 \text{ V};$ see Figure 14; see Figure 15-24 $I_D = 15 \text{ A}; V_{DS} = 15 \text{ V}; V_{GS} = 4.5 \text{ V};$ see Figure 14; see Figure 15-11.7 $I_D = 0 \text{ A}; V_{DS} = 0 \text{ V}; V_{GS} = 10 \text{ V}$ -21.8 Q_{GS} gate-source charge $I_D = 15 \text{ A}; V_{DS} = 15 \text{ V}; V_{GS} = 10 \text{ V};$ see Figure 14; see Figure 15-4.2 Q_{GS} pre-threshold gate-source charge $I_D = 15 \text{ A}; V_{DS} = 15 \text{ V}; V_{GS} = 10 \text{ V};$ see Figure 14; see Figure 15-2.3 $Q_{GS}(th)$ pre-threshold gate-source charge $I_D = 15 \text{ A}; V_{DS} = 15 \text{ V}; V_{GS} = 10 \text{ V};$ see Figure 14-1.9 $Q_{GS}(th-pi)$ post-threshold gate-source charge $I_D = 15 \text{ A}; V_{DS} = 15 \text{ V}; V_{GS} = 10 \text{ V};$ see Figure 14-3.4 Q_{GD} gate-drain charge $I_D = 15 \text{ A}; V_{DS} = 15 \text{ V}; V_{GS} = 10 \text{ V};$ see Figure 14-3.4 $V_{GS}(pi)$ gate-source plateau voltage $I_D = 10 \text{ A}; V_{DS} = 15 \text{ V}; V_{GS} = 10 \text{ V};$ see Figure 15-3.4 $V_{GS}(pi)$ gate-source plateau voltage $I_D = 10 \text{ A}; V_{DS} = 15 \text{ V}; See Figure 14;$ see Figure 15-2.7 C_{iss} input capacitance $V_{DS} = 15 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz};$ T = 25 °C; soo Figure 16;-1.316	5.8	8 m!
$\begin{array}{c} Q_{G(tot)} \\ Q_{G(tot)} \\ & \text{total gate charge} \\ & \begin{array}{c} I_D = 15 \text{ A}; \text{ V}_{DS} = 15 \text{ V}; \text{ V}_{GS} = 10 \text{ V}; \\ & \text{see } Figure 14; \text{see } Figure 15 \\ \hline I_D = 15 \text{ A}; \text{ V}_{DS} = 15 \text{ V}; \text{ V}_{GS} = 4.5 \text{ V}; \\ & \text{see } Figure 14; \text{see } Figure 15 \\ \hline I_D = 0 \text{ A}; \text{ V}_{DS} = 0 \text{ V}; \text{ V}_{GS} = 10 \text{ V} \\ & \text{see } Figure 14; \text{see } Figure 15 \\ \hline I_D = 0 \text{ A}; \text{ V}_{DS} = 0 \text{ V}; \text{ V}_{GS} = 10 \text{ V} \\ & \text{see } Figure 14; \text{see } Figure 15 \\ \hline I_D = 0 \text{ A}; \text{ V}_{DS} = 0 \text{ V}; \text{ V}_{GS} = 10 \text{ V}; \\ & \text{see } Figure 14; \text{see } Figure 15 \\ \hline Q_{GS}(th) \\ & \text{pre-threshold gate-source} \\ & \text{charge} \\ \hline Q_{GS}(th-pl) \\ & \text{post-threshold gate-source} \\ & \text{charge} \\ \hline Q_{GD} \\ & \text{gate-drain charge} \\ \hline I_D = 15 \text{ A}; \text{ V}_{DS} = 15 \text{ V}; \text{ V}_{GS} = 10 \text{ V}; \\ & \text{see } Figure 14 \\ \hline & \text{see } Figure 14 \\ \hline & \text{see } Figure 15 \\ \hline & \text{V}_{GS}(pl) \\ \hline & \text{gate-source plateau voltage} \\ \hline & I_D = 15 \text{ A}; \text{ V}_{DS} = 15 \text{ V}; \text{ V}_{GS} = 10 \text{ V}; \\ & \text{see } Figure 14; \text{ see } Figure 15 \\ \hline & \text{charge} \\ \hline & \text{v}_{DS} = 15 \text{ V}; \text{ V}_{GS} = 10 \text{ V}; \\ & \text{see } Figure 14; \\ & \text{see } Figure 14; \\ & \text{see } Figure 15 \\ \hline & \text{charge} \\ \hline & \text{charge} \\ \hline & \text{v}_{DS} = 15 \text{ V}; \text{ V}_{GS} = 10 \text{ V}; \\ & \text{see } Figure 15 \\ \hline & \text{charge} \\ \hline \\ \hline & \text{charge} \\ \hline & ch$	-	Ω
$see Figure 14; see Figure 15$ $I_D = 15 A; V_{DS} = 15 V; V_{GS} = 4.5 V; - 11.7$ $see Figure 14; see Figure 15$ $I_D = 0 A; V_{DS} = 0 V; V_{GS} = 10 V - 21.8$ $Q_{GS} \qquad \text{gate-source charge} \qquad I_D = 15 A; V_{DS} = 15 V; V_{GS} = 10 V; - 4.2$ $See Figure 14; see Figure 15$ $Q_{GS(th)} \qquad \text{pre-threshold gate-source charge} \qquad I_D = 15 A; V_{DS} = 15 V; V_{GS} = 10 V; - 2.3$ $See Figure 14$ $Q_{GS(th-pl)} \qquad \text{post-threshold gate-source charge} \qquad I_D = 15 A; V_{DS} = 15 V; V_{GS} = 10 V; - 2.3$ $See Figure 14 \qquad - 1.9$ $Q_{GD} \qquad \text{gate-drain charge} \qquad I_D = 15 A; V_{DS} = 15 V; V_{GS} = 10 V; - 3.4$ $See Figure 14; see Figure 15$ $V_{GS(pl)} \qquad \text{gate-source plateau voltage} \qquad I_D = 10 A; V_{DS} = 15 V; See Figure 14; - 2.7$ $See Figure 15$ $V_{DS} = 15 V; V_{GS} = 0 V; f = 1 \text{ MHz}; - 1316$ $T_{Ciss} \qquad \text{input capacitance} \qquad V_{DS} = 15 V; V_{GS} = 0 V; f = 1 \text{ MHz}; - 1316$		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	-	nC
Q_{GS} gate-source charge $I_D = 15 \text{ A}; V_{DS} = 15 \text{ V}; V_{GS} = 10 \text{ V};$ see Figure 14; see Figure 15-4.2 $Q_{GS(th)}$ pre-threshold gate-source charge $I_D = 15 \text{ A}; V_{DS} = 15 \text{ V}; V_{GS} = 10 \text{ V};$ see Figure 14-2.3 $Q_{GS(th-pl)}$ post-threshold gate-source charge $I_D = 15 \text{ A}; V_{DS} = 15 \text{ V}; V_{GS} = 10 \text{ V};$ see Figure 14-1.9 Q_{GD} gate-drain charge $I_D = 15 \text{ A}; V_{DS} = 15 \text{ V}; V_{GS} = 10 \text{ V};$ see Figure 14; see Figure 15-3.4 $V_{GS(pl)}$ gate-source plateau voltage $I_D = 10 \text{ A}; V_{DS} = 15 \text{ V}; see Figure 14;$ see Figure 15-2.7 C_{iss} input capacitance $V_{DS} = 15 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz};$ T = 25 °C; see Figure 16-1316	-	nC
see Figure 14; see Figure 15 $Q_{GS(th)}$ pre-threshold gate-source charge $I_D = 15 \text{ A}; \text{ V}_{DS} = 15 \text{ V}; \text{ V}_{GS} = 10 \text{ V};$ see Figure 14-2.3 $Q_{GS(th-pl)}$ post-threshold gate-source charge-1.9-1.9 Q_{GD} gate-drain charge $I_D = 15 \text{ A}; \text{ V}_{DS} = 15 \text{ V}; \text{ V}_{GS} = 10 \text{ V};$ see Figure 14; see Figure 15-3.4 $V_{GS(pl)}$ gate-source plateau voltage $I_D = 10 \text{ A}; \text{ V}_{DS} = 15 \text{ V};$ see Figure 14; see Figure 15-2.7 C_{iss} input capacitance $V_{DS} = 15 \text{ V};$ V_{GS} = 0 V; f = 1 MHz; Tr = 25 °C; soor Figure 16-1316	-	nC
chargesee Figure 14 $Q_{GS(th-pl)}$ post-threshold gate-source charge-1.9 Q_{GD} gate-drain charge $I_D = 15 \text{ A}; V_{DS} = 15 \text{ V}; V_{GS} = 10 \text{ V};$ see Figure 14; see Figure 15-3.4 $V_{GS(pl)}$ gate-source plateau voltage $I_D = 10 \text{ A}; V_{DS} = 15 \text{ V};$ see Figure 14; see Figure 15-2.7 C_{iss} input capacitance $V_{DS} = 15 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz};$ Tr = 25 °C; see Figure 16-1316	-	nC
chargeID = 15 A; VDS = 15 V; VGS = 10 V; see Figure 14; see Figure 153.4 $V_{GS(pl)}$ gate-source plateau voltageID = 10 A; VDS = 15 V; see Figure 14; see Figure 15-3.4 $V_{GS(pl)}$ gate-source plateau voltageID = 10 A; VDS = 15 V; see Figure 14; see Figure 15-2.7 C_{iss} input capacitance $V_{DS} = 15 V; V_{GS} = 0 V; f = 1 MHz;Tr = 25 °C; see Figure 16-1316$	-	nC
see Figure 14; see Figure 15 $V_{GS(pl)}$ gate-source plateau voltage $I_D = 10 \text{ A}; V_{DS} = 15 \text{ V}; see Figure 14; see Figure 152.7C_{iss}input capacitanceV_{DS} = 15 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}; see Figure 16-1316T_{iss} = 25 \text{ °C}; see Figure 161316$	-	nC
see Figure 15 C_{iss} input capacitance $V_{DS} = 15 V$; $V_{GS} = 0 V$; $f = 1 \text{ MHz}$; - 1316 $T_{iss} = 25 °C$; see Figure 16	-	nC
$T_{\rm c} = 25$ °C · soo Eiguro 16	-	V
C_{oss} output capacitance $T_j = 25 \text{ °C}$; see Figure 16 - 283	-	pF
	-	pF
C _{rss} reverse transfer capacitance - 142	-	pF

6 of 15

PSMN5R8-30LL


N-channel DFN3333-8 30 V 5.8 mΩ logic level MOSFET

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{d(on)}	turn-on delay time	V_{DS} = 15 V; R _L = 1.5 Ω; V _{GS} = 4.5 V;	-	76	-	ns
t _r	rise time	$R_{G(ext)} = 4.7 \ \Omega; T_j = 25 \ ^{\circ}C$	-	200	-	ns
t _{d(off)}	turn-off delay time		-	41	-	ns
t _f	fall time		-	23	-	ns
Source-d	rain diode					
V _{SD}	source-drain voltage	I _S = 10 A; V _{GS} = 0 V; T _j = 25 °C; see <u>Figure 17</u>	-	0.85	1.2	V
t _{rr}	reverse recovery time	I _S = 15 A; dI _S /dt = 100 A/μs;	-	35	-	ns
Q _r	recovered charge	$V_{GS} = 0 V; V_{DS} = 15 V$	-	28	-	nC




PSMN5R8-30LL

N-channel DFN3333-8 30 V 5.8 mΩ logic level MOSFET




PSMN5R8-30LL

N-channel DFN3333-8 30 V 5.8 mΩ logic level MOSFET



PSMN5R8-30LL


N-channel DFN3333-8 30 V 5.8 mΩ logic level MOSFET



PSMN5R8-30LL

N-channel DFN3333-8 30 V 5.8 mΩ logic level MOSFET

Package outline 7.



DFN3333-8: plastic thermal enhanced very thin small outline package; no leads; 8 terminals; body 3.3 x 3.3 x 1.0 mm

Fig 18. Package outline SOT873-1 (DFN3333-8)

All information provided in this document is subject to legal disclaimers.

N-channel DFN3333-8 30 V 5.8 mΩ logic level MOSFET

8. Revision history

Table 7. Revision history	Table 7.	Revision history	
---------------------------	----------	-------------------------	--

Document ID	Release date	Data sheet status	Change notice	Supersedes
PSMN5R8-30LL v.3	20111212	Product data sheet	-	PSMN5R8-30LL v.2
Modifications:	 Various change 	s to content.		
PSMN5R8-30LL v.2	20100818	Product data sheet	-	PSMN5R8-30LL v.1

N-channel DFN3333-8 30 V 5.8 mΩ logic level MOSFET

9. Legal information

9.1 Data sheet status

Document status [1] [2]	Product status 3	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <u>http://www.nxp.com</u>.

9.2 Definitions

Preview — The document is a preview version only. The document is still subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

9.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product sole and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

N-channel DFN3333-8 30 V 5.8 mΩ logic level MOSFET

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nxp.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

10. Contact information

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV, FabKey, GreenChip, HiPerSmart, HITAG, I²C-bus logo, ICODE, I-CODE, ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse, QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET, TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.

HD Radio and HD Radio logo — are trademarks of iBiquity Digital Corporation.

N-channel DFN3333-8 30 V 5.8 mΩ logic level MOSFET

11. Contents

1	Product profile1
1.1	General description1
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Limiting values3
5	Thermal characteristics5
6	Characteristics6
7	Package outline11
8	Revision history12
9	Legal information13
9.1	Data sheet status
9.2	Definitions13
9.3	Disclaimers
9.4	Trademarks14
10	Contact information14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 12 December 2011 Document identifier: PSMN5R8-30LL