

# NB7V52MMNGEVB

## NB752MMNGEVB Evaluation Board User's Manual

### Introduction

ON Semiconductor has developed the QFN16EVB evaluation board for its high-performance devices packaged in the 16-pin QFN. This evaluation board was designed to provide a flexible and convenient platform to quickly evaluate, characterize and verify the operation of various ON Semiconductor products. Many QFN16EVBs are dedicated with a device already installed, and can be ordered from [www.onsemi.com](http://www.onsemi.com) at the specific device web page.

### Evaluation Board Manual Contents:

- Information on 16-Lead QFN Evaluation Board
- Assembly Instructions
- Appropriate Lab Setup
- Board Schematic
- Bill of Materials

This user's manual provides detailed information on board contents, layout and its use. This manual should be used in conjunction with NB7V52M data sheet which contains full technical details on the device specifications and operations.

### Board Layout

The QFN16 Evaluation Board provides a high bandwidth, 50  $\Omega$  controlled impedance environment and is implemented in four layers. The first layer or primary trace layer is 0.008" thick Rogers RO4003 material, and is designed to have equal electrical length on all signal traces from the device under test (DUT) pins to the SMA connectors. The second layer is the 1.0 oz copper ground plane and is primarily dedicated for the SMA connector ground plane. FR4 dielectric material is placed between the second and third layers and between third and fourth layers. The third layer is also 1.0 oz copper plane. A portion of this layer is designated for the device VCC and DUTGND power planes. The fourth layer is the secondary trace layer.



ON Semiconductor®

[www.onsemi.com](http://www.onsemi.com)

## EVAl BOARD USER'S MANUAL




Figure 1. NB7V52MMNGEVB Evaluation Board (Top View)




Figure 2. NB7V52MMNGEVB Evaluation Board (Bottom View)

# NB7V52MMNGEVB




Figure 3. Enlarged Bottom View




Figure 4. Enlarged Bottom View of Evaluation Board




Figure 5. Evaluation Board Layout, 4-Layer




# NB7V52MMNGEVB

**Table 1. NB7V52M EVALUATION BOARD CONFIGURATION**

Device	J1	J2	J3	J4	J5	J6	J7	J8	J9	J10	J11	J12	J13	J14	J15	J16
Pin #	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Connector	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	No	Yes	Yes	No	Yes	Yes	Yes	Yes
Wire	No	No	No	No	No	No	No	No	V <sub>EE</sub>	No	No	V <sub>CC</sub>	No	No	No	No

NOTE: Exposed Pad = DUTGND, Exposed Pad should be tied to V<sub>EE</sub>/DUTGND



**Figure 7. Power Supply Configuration for NB7V52MMNGEVB**

# NB7V52MMNGEVB

## QUICK START LAB SET-UP USER'S GUIDE

### Equipment Required

1. DC Power Supply
2. Generator
3. Oscilloscope
4. DC Power Supply Connectors
5. 50-Ω SMA Connectors for I/O's

### Block Diagram




Figure 8. NB7V52MMNGEVB Test Block Diagram

### Test and Measurement Setup Procedures

1. Connect VCC, SMAGND, and  $V_{EE}/DUTGND$  of the NB7V52M to a DC power supply. See Table 2 for appropriate levels.
2. Connect output of generator to CLK &  $\overline{CLK}$  with 50-Ω connectors to DUT. See NB7V52M data sheet for appropriate input levels.
3. Connect output of generator to D &  $\overline{D}$  with 50-Ω connectors to DUT. See NB7V52M data sheet for appropriate input levels.
4. Connect NB7V52M outputs Q &  $\overline{Q}$  to appropriate oscilloscope channel. Board does not have 50-Ω output termination resistors, thus internal 50-Ω of oscilloscope can be used to properly terminate outputs.

5. Connect internal 50-Ω pins  $\overline{VTCLK}$ ,  $\overline{VTCLK}$ ,  $\overline{VTD}$ ,  $\overline{VTD}$ ,  $\overline{VTR}$  and  $\overline{VTR}$  to appropriate levels. See Figures 9–11 for appropriate Input level interface.
6. Connect R &  $\overline{R}$  Input/Output select values to appropriate levels. See Table 3 for levels.

NOTE: See [NB7V52M](#) data sheet for D to CLK set up and hold times.

### Power-Up Sequence

1. Turn On DUT Power Supply
2. Enable Generator Outputs
3. Monitor Q &  $\overline{Q}$  Outputs with Oscilloscope

# NB7V52MMNGEVB

**Table 2. POWER SUPPLY LEVELS**


Outputs	Power Supply	V <sub>CC</sub>	V <sub>EE</sub> /DUTGND	SMAGND	ExPad (Typ)
CML	2.5 V	0 V	-2.5 V	0 V	V <sub>EE</sub> /DUTGND
CML	1.8 V	0 V	-1.8 V	0 V	V <sub>EE</sub> /DUTGND

**Table 3. RESET INPUT/OUTPUT SELECT TRUTH TABLE**


R	$\bar{R}$	D	CLK	Q
H	L	X	X	L
L	H	L	Z	L
L	H	H	Z	H

**Table 4. NB7V52M CML OUTPUTS “SPLIT” POWER SUPPLY CONFIGURATION**

Device Pin Power Supply Convertor	“Split” Power Supply
V <sub>CC</sub>	V <sub>CC</sub> = 0 V
SMAGND	V <sub>TT</sub> = 0 V
DUTGND	DUTGND = -2.5 V or -1.8 V




# NB7V52MMNGEVB




NOTE:  $X = D, CLK, R$  &  $\overline{X} = \overline{D}, \overline{CLK}, \overline{R}$

**Figure 9. LVDS Interface**



NOTE:  $X = D, CLK, R$  &  $\overline{X} = \overline{D}, \overline{CLK}, \overline{R}$

**Figure 10. LVPECL Interface**



NOTE:  $X = D, CLK, R$  &  $\overline{X} = \overline{D}, \overline{CLK}, \overline{R}$

**Figure 11. Standard 50  $\Omega$  CML Interface**

# NB7V52MMNGEVB




Figure 12. NB7V52MMNGEVB Schematic



# NB7V52MMNGEVB

## TYPICAL OUTPUT WAVEFORMS




Figure 13. Typical Q &  $\bar{Q}$  at  $F_{IN} = 1 \text{ GHz}$ ,  $V_{CC} = 1.8 \text{ V}$ ,  $25^\circ\text{C}$





Figure 14. Typical Q &  $\bar{Q}$  at  $F_{IN} = 10 \text{ GHz}$ ,  $V_{CC} = 1.8 \text{ V}$ ,  $25^\circ\text{C}$

# NB7V52MMNGEVB

## BILL OF MATERIALS

Table 5. NB7V52MMNGEVB BILL OF MATERIALS

Components	Qty.	Description	Manufacturer	Part Number	Web Site
SMA Connector	14	SMA Connector, Side Launch, Gold Plated	Rosenberger	32K243-40ME3	<a href="http://www.rosenberger.com">www.rosenberger.com</a>
Surface Mount Test Points	4	SMT Miniature Test Point	Keystone	5015	<a href="http://www.keyelco.com">www.keyelco.com</a>
Chip Capacitor	2	0402 0.1 $\mu$ F $\pm$ 10%	Kemet	C0402C105K9PACTU	<a href="http://www.kemet.com">www.kemet.com</a>
Chip Capacitor	2	0603 0.1 $\mu$ F $\pm$ 10%	Kemet	C0603C105K8PACTU	<a href="http://www.kemet.com">www.kemet.com</a>
Chip Capacitor	2	22 $\mu$ F $\pm$ 10%	Kemet	T495C226K025ATE300	<a href="http://www.kemet.com">www.kemet.com</a>
Evaluation Board	1	QFN 16 Evaluation Board	ON Semiconductor	QFN16EVB	<a href="http://www.onsemi.com">www.onsemi.com</a>
Device Samples	1	QFN 16 Package Device	ON Semiconductor	NB7V52MMNG	<a href="http://www.onsemi.com">www.onsemi.com</a>

ON Semiconductor and the  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
Email: [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada  
**Europe, Middle East and Africa Technical Support:**  
Phone: 421 33 790 2910  
**Japan Customer Focus Center**  
Phone: 81-3-5817-1050

**ON Semiconductor Website:** [www.onsemi.com](http://www.onsemi.com)

**Order Literature:** <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative