


www.onsemi.com

**CMOS LSI** 

# 8-bit Microcontroller with USB-host Controller 128K-byte FROM / 12288-byte RAM / 48-pin

#### Overview

The LC87F1HC4B is an 8-bit microcomputer that, centered around a CPU running at a minimum bus cycle time of 83.3ns, integrates on a single chip a number of hardware features such as 128K-byte flash ROM (onboard programmable), 12288-byte RAM, an on-chip debugger, a sophisticated 16-bit timer/counter (may be divided into 8-bit timers), a 16-bit timer (may be divided into 8-bit timers or PWMs), four 8-bit timers with a prescaler, a base timer serving as a time-of-day clock, 3 channels of synchronous SIO interface with automatic data transfer capabilities, asynchronous/synchronous SIO interface, a UART interface (full duplex), a full-speed USB interface (host control function), an 8-bit 12-channel AD converter, 2 channels of 12-bit PWM, a system clock frequency divider, an infrared remote control receiver circuit, and a 40-source 10-vector interrupt feature.



SPQFP48 7x7 / SQFP48


#### **Features**

- ■Flash ROM
  - 131072 × 8 bits
  - Capable of on-board programming with a wide range of supply voltages : 3.0 to 5.5V
  - Block-erasable in 128 byte units
  - Writes data in 2-byte units

#### ■RAM

- 12288 × 9 bits
- ■Package Form
  - SQFP48 : Pb-Free type
- ■Bus Cycle Time
  - 83.3ns (When CF=12MHz)

Note: The bus cycle time here refers to the ROM read speed.



\* This product is licensed from Silicon Storage Technology, Inc. (USA).

# ORDERING INFORMATION

See detailed ordering and shipping information on page 28 of this data sheet.

- ■Minimum Instruction Cycle Time (tCYC)
  - 250ns (When CF=12MHz)

#### ■Ports

• I/O ports

Ports whose I/O direction can be designated in 1-bit units 28 (P10 to P17, P20 to P27, P30 to P34,

P70 to P73, PWM0, PWM1, XT2)

Ports whose I/O direction can be designated in 4-bit units 8 (P00 to P07)

USB ports
 Dedicated oscillator ports
 Input-only port (also used for oscillation)
 Reset pins
 (UHD+, UHD-)
 (CF1, CF2)
 (XT1)
 (RES)

• Power supply pins 6 (VSS1 to 3, VDD1 to 3)

#### **■**Timers

• Timer 0: 16-bit timer/counter with 2 capture registers.

Mode 0: 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers) × 2 channels

Mode 1: 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers)

+ 8-bit counter (with two 8-bit capture registers)

Mode 2: 16-bit timer with an 8-bit programmable prescaler (with two 16-bit capture registers)

Mode 3: 16-bit counter (with two 16-bit capture registers)

• Timer 1: 16-bit timer/counter that supports PWM/toggle outputs

Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs) + 8-bit timer/

counter with an 8-bit prescaler (with toggle outputs)

Mode 1: 8-bit PWM with an 8-bit prescaler × 2 channels

Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs)

(toggle outputs also possible from lower-order 8 bits)

Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs)

(lower-order 8 bits may be used as a PWM output)

- Timer 4: 8-bit timer with a 6-bit prescaler
- Timer 5: 8-bit timer with a 6-bit prescaler
- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Base timer
  - 1) The clock is selectable from the subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output.
  - 2) Interrupts programmable in 5 different time schemes

#### **■**SIO

- SIO0: Synchronous serial interface
  - 1) LSB first/MSB first mode selectable
  - 2) Transfer clock cycle: 4/3 to 512/3 tCYC
  - 3) Automatic continuous data transmission (1 to 256 bits, specifiable in 1-bit units) (Suspension and resumption of data transmission possible in 1 byte units)
- SIO1: 8-bit asynchronous/synchronous serial interface
  - Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
  - Mode 1: Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates)
  - Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks)
  - Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)
- SIO4: Synchronous serial interface
  - 1) LSB first/MSB first mode selectable
  - 2) Transfer clock cycle: 4/3 to 1020/3 tCYC
  - 3) Automatic continuous data transmission (1 to 4096 bytes, specifiable in 1 byte units) (Suspension and resumption of data transmission possible in 1 byte units or in word units)
  - 4) Auto-start-on-falling-edge function
  - 5) Clock polarity selectable
  - 6) CRC16 calculator circuit built in

Continued on next page.

#### Continued from preceding page.

- SIO9: Synchronous serial interface
  - 1) LSB first/MSB first mode selectable
  - 2) Transfer clock cycle: 4/3 to 1020/3 tCYC
  - 3) Automatic continuous data transmission (1 to 4096 bytes, specifiable in 1 byte units) (Suspension and resumption of data transmission possible in 1 byte units or word units)
  - 4) Auto-start-on-falling-edge function
  - 5) Clock polarity selectable
  - 6) CRC16 calculator circuit built in

#### ■Full Duplex UART

1) Data length: 7/8/9 bits selectable

2) Stop bits : 1 bit (2 bits in continuous transmission mode)

3) Baud rate : 16/3 to 8192/3 tCYC

■AD Converter: 8 bits × 12 channels

■PWM: Multifrequency 12-bit PWM × 2 channels

#### ■Infrared Remote Control Receiver Circuit

- 1) Noise rejection function (noise filter time constant: Approx. 120µs when the 32.768kHz crystal oscillator is selected as the base clock)
- 2) Supports data encoding systems such as PPM (Pulse Position Modulation) and Manchester encoding.
- 3) X'tal HOLD mode reset function

#### ■USB Interface (host control function)

- 1) Compliant with full-speed (12M bps) specifications
- 2) Supports 4 transfer types (control transfer, bulk transfer, interrupt transfer, and isochronous transfer).

#### ■Audio Interface

1) Sampling frequency (fs) : 32kHz, 44.1kHz, 48kHz

2) Master clock frequency (internal PLL) : 12.288MHz, 16.9344MHz, 18.432MHz

3) Bit clock selectable : 48fs/64fs 4) Data bit length : 16/18/20/24 bits

5) LSB first/MSB firsts selectable

6) Left-justification/right-justification selectable

#### ■Watchdog Timer

- Watchdog timer using external RC circuitry
- Interrupt and reset signals selectable

#### ■Clock Output Function

- 1) Can output a clock with a clock rate of 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, or 1/64 of the source oscillator clock selected as the system clock.
- 2) Can output the source oscillation clock for the subclock.

#### **■**Interrupts

- 40 sources, 10 vector addresses
  - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
- 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4/UHC bus active/remote control signal receive
4	0001BH	H or L	INT3/INT5/base timer
5	00023H	H or L	T0H/INT6/UHC device connected/UHC disconnected/UHC resume
6	0002BH	H or L	T1L/T1H/INT7/SIO9/AIF start
7	00033H	H or L	SIO0/UART1 receive
8	0003BH	H or L	SIO1/SIO4/UART1 transmit/end of AIF
9	00043H	H or L	ADC/T6/T7/UHC-ACK/UHC-NAK/UHC error/UHC STALL
10	0004BH	H or L	Port 0/PWM0/PWM1/T4/T5/UHC-SOF/DMCOPY

- Priority levels X > H > L
- Of interrupts of the same level, the one with the smallest vector address takes precedence.
- ■Subroutine Stack Levels: 6144 levels maximum (The stack is allocated in RAM.)
- ■High-speed Multiplication/Division Instructions

16 bits × 8 bits
24 bits × 16 bits
16 bits ÷ 8 bits
24 bits ÷ 16 bits
16 bits ÷ 16 bits
16 bits ÷ 16 bits
17 tCYC execution time
18 tCYC execution time
19 tCYC execution time
10 tCYC execution time
10 tCYC execution time
11 tCYC execution time
12 tCYC execution time
13 tCYC execution time
14 tCYC execution time
15 tCYC execution time
16 tCYC execution time
17 tCYC execution time
18 tCYC execution time
19 tCYC execution time
10 tCYC execution time

#### ■Oscillation and PLL Circuits

RC oscillation circuit (internal): For system clock
 CF oscillation circuit: For system clock

• Crystal oscillation circuit: For system clock, time-of-day clock

• PLL circuit (internal): For USB interface (see Fig. 5) ), audio interface (see Fig. 6)

#### ■Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
  - 1) Oscillation is not halted automatically.
- 2) Canceled by a system reset or occurrence of an interrupt.
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
  - 1) The PLL base clock generator, CF, RC and crystal oscillators automatically stop operation.
  - 2) There are four ways of resetting the HOLD mode.
    - (1) Setting the reset pin to the lower level.
    - (2) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level
    - (3) Having an interrupt source established at port 0
    - (4) Having an bus active interrupt source established in the USB host controll circuit
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer.
  - 1) The PLL base clock generator, CF and RC oscillator automatically stop operation.
  - 2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
  - 3) There are six ways of resetting the X'tal HOLD mode.
    - (1) Setting the reset pin to the low level
    - (2) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level
    - (3) Having an interrupt source established at port 0
    - (4) Having an interrupt source established in the base timer circuit
    - (5) Having an bus active interrupt source established in the USB host controll circuit
    - (6) Having an interrupt source established in the infrared remote controller receiver circuit

#### **■**Development Tools

• On-chip debugger: TCB87- type-B + LC87F1HC4B

#### ■Flash ROM Programming Boards

Package	Programming boards
SQFP48(7 × 7)	W87F55256SQ

#### ■Recommended EPROM Programmer

Maker		Model	Supported version	Device	
Flash Support Group, Inc. (FSG) Single Programmer		AF9708/ AF9709/AF9709B/AF9709C (Including Ando Electric Co., Ltd. models)	Rev 02.82 or later	LC87F1HC8A	
Flash Support Group, Inc. (FSG) + ON Semiconductor (Note 1)	Onboard Single/Gang Programmer	AF9101/AF9103(Main body) (FSG models)  SIB87(Inter Face Driver) (ON Semiconductor model)	(Note 2)	LC87F1HC8A	
ON Semiconductor	Single/Gang Programmer Onboard Single/Gang Programmer	SKK/SKK TypeB (SanyoFWS) SKK-DBG TypeB (SanyoFWS)	Application Version 2.04 or later Chip Data Version 2.11 or later	LC87F1HC8	

Note 1: With the FSG onboard programmer (AF9101/AF9103) and the serial interface driver (SIB87) provided by ON Semiconductor, PC-less standalone onboard programming is possible


Note 2: Depending on programming conditions, it is necessary to use a dedicated programming device and a program. Please contact our company or FSG if you have any questions or difficulties regarding this matter.

# **Package Dimensions**

unit: mm


#### **SPQFP48 7x7 / SQFP48**


CASE 131AJ ISSUE A




# 

# GENERIC MARKING DIAGRAM\*





Y = Year DD = Additional Traceability Data



XXXXX = Specific Device Code Y = Year

M = Month


DDD = Additional Traceability Data

\*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot " ", may or may not be present.

NOTE: The measurements are not to guarantee but for reference only.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# **Pin Assignment**




 $SQFP48(7\times7)$ : Pb-Free

SQFP48	NAME
1	P73/INT3/T0IN/RMIN
2	RES
3	XT1/AN10
4	XT2/AN11
5	V <sub>SS</sub> 1
6	CF1
7	CF2
8	V <sub>DD</sub> 1
9	P10/SO0
10	P11/SI0/SB0
11	P12/SCK0
12	P13/SO1
13	P14/SI1/SB1
14	P15/SCK1
15	P16/T1PWML
16	P17/T1PWMH/BUZ
17	PWM1/MCLKI
18	PWM0/MCLKO
19	V <sub>DD</sub> 2
20	V <sub>SS</sub> 2
21	P00/AN0
22	P01/AN1
23	P02/AN2/DBGP0
24	P03/AN3/DBGP1

SQFP48	NAME
25	P04/AN4/DBGP2
26	P05/AN5/CKO/SDAT
27	P06/AN6/T6O/BCLK
28	P07/AN7/T7O/LRCK
29	P20/INT4/INT6
30	P21/INT4
31	P22/INT4/SO4/RD
32	P23/INT4/SI4/WR
33	P24/INT5/INT7/SCK4
34	P25/INT5/SO9/RD9
35	P26/INT5/SI9/WR9
36	P27/INT5/SCK9
37	UHD-
38	UHD+
39	V <sub>DD</sub> 3
40	V <sub>SS</sub> 3
41	P34/UFILT
42	P33/AFILT
43	P32
44	P31/URX1
45	P30/UTX1
46	P70/INT0/T0LCP/AN8
47	P71/INT1/T0HCP/AN9
48	P72/INT2/T0IN

# **System Block Diagram**



**Pin Description** 

Pin Name	I/O				Description			Option		
V <sub>SS</sub> 1,V <sub>SS</sub> 2,	-	- power supply						No		
V <sub>SS</sub> 3										
V <sub>DD</sub> 1, V <sub>DD</sub> 2	-	+ power supply	+ power supply							
/ <sub>DD</sub> 3	-	USB reference	JSB reference voltage							
Port 0	I/O	• 8-bit I/O ports	8-bit I/O ports							
P00 to P07	1	I/O specifiabl	e in 4-bit units							
		Pull-up resist	ors can be turne	d on and off	in 4-bit units.					
		HOLD reset i	nput							
		Port 0 interru	pt input							
		Pin functions								
			input ports: ANC	,	*					
		1	gger pins: DBGP							
			-		SDAT input/output  BCLK input/output					
					LRCK input/output					
Port 1	I/O	8-bit I/O ports						Yes		
P10 to P17		I/O specifiabl								
10 10 1 17		Pull-up resist	ors can be turne	d on and off	in 1-bit units.					
		Pin functions								
		P10: SIO0 da	ta output		P14: SIO1 data inpu	ut/bus input/outp	ut			
			ta input/bus inpu	•	P15: SIO1 clock inp	•				
			ock input/output		P16: Timer 1 PWMI	•				
2 10		P13: SIO1 da	•		P17: Timer 1 PWM	I output/beeper	output	.,		
Port 2	I/O	8-bit I/O ports  I/O analifishle in 4 hit units						Yes		
P20 to P27		I/O specifiable in 1-bit units     Pull-up resistors can be turned on and off in 1-bit units.								
		Pin functions	ors carribe turrie	a on ana on	iii i-bit uiiits.					
			P20 to P23: INT4 input/HOLD reset input/timer 1 event input/timer 0L capture input/							
			mer 0H capture	-						
		P24 to P27: II	NT5 input/HOLD	reset input/t	timer 1 event input/ti	mer 0L capture i	nput/			
		ti	timer 0H capture input							
		P20: INT6 input/timer 0L capture 1 input								
		P22: SIO4 data input/output/parallel interface RD output								
		P23: SIO4 data input/output/parallel interface WR output								
				-	mer 0H capture 1 inp	out				
		P25: SIO9 data input/output/parallel interface RD9 output P26: SIO9 data input/output/parallel interface WR9 output								
			ck input/output	araner interio	ace vivo output					
			owledge types							
					Rising &					
			Rising	Falling	Falling	H level	L level			
		INT4	enable	enable	enable	disable	disable			
		INT5	enable	enable	enable	disable	disable			
		INT6	enable	enable	enable	disable	disable			
		INT7	enable	enable	enable	disable	disable			
			Silabio	Chable	Chabic	JIOGDIO	2.00010			
Port 3	I/O	• 5-bit I/O ports	<u> </u>					Yes		
P30 to P34	┪ ″ઁ	I/O specifiabl						1 . 55		
23.0.0.			ors can be turne	d on and off	in 1-bit units.					
		Pin functions								
		P30: UART1	transmit							
		P31: UART1	receive							
		P33: Audio in	terface PLL filter	r pin (see Fig	J. 6.)					
		P34: USB inte	erface PLL filter	pin (see Fig.	5.)					

Continued on next page.

Continued from preceding page.

Pin Name	I/O			Des	cription			Option
Port 7	I/O	• 4-bit I/O port						No
P70 to P73		I/O specifiable	n 1-bit units					
		Pull-up resistor	s can be turned	on and off in 1-	bit units.			
		Pin functions						
		P70: INT0 input/HOLD reset input/timer 0L capture input/watchdog timer output						
		P71: INT1 input		·	•			
					t input/timer 0L o	capture input/		
			d clock counter i	•				
		· ·		*	event input/timer	OH capture inpu	ut/	
			controller receiv	•				
		AD converter in		P70), AN9(P71)				
		Interrupt acknow	wiedge types	1	Dising 9			
			Rising	Falling	Rising & Falling	H level	L level	
		INT0	enable	enable	disable	enable	enable	
		INT1	enable	enable	disable	enable	enable	
		INT2	enable	enable	enable	disable	disable	
		INT3	enable	enable	enable	disable	disable	
PWM0	I/O	PWM0, PWM1 o	utput port					No
PWM1		General-purpose input port						
		• Pin functions						
		PWM0: Audio ii	nterface master	clock output				
		PWM1: Audio ii	nterface master	clock input				
UHD-	I/O	USB data I/O pin	UHD-/general-p	ourpose I/O port	<u> </u>			No
UHD+	I/O	USB data I/O pin	UHD+/general-	purpose I/O por	t			No
RES	Input	Reset pin						No
XT1	Input	• 32.768kHz crys	tal oscillator inp	ut				No
		<ul> <li>Pin functions</li> </ul>						
		General-purpos	e input port					
		AD converter in						
		Must be connec			ed.			
XT2	I/O	• 32.768kHz crys	tal oscillator out	tput				No
		Pin functions	. 1/0					
		General-purpos						
		AD converter in		cont onen if n=1	to be used			
CF1	Input	Must be set for Ceramic/crystal r		rehr oben ii not	io ne usea.			No
<del>-</del> : -		Octamiororystal i	cooriator iriput					INU

#### **Port Output Types**

The table below lists the types of port outputs and the presence/absence of a pull-up resistor.

Data can be read into any input port even if it is in the output mode.


Port Name	Option selected in units of	Option type	Output type	Pull-up resistor
P00 to P07	1 bit	1	CMOS	Programmable (Note 1)
		2	Nch-open drain	No
P10 to P17	1 bit	1	CMOS	Programmable
P20 to P27 P30 to P34		2	Nch-open drain	Programmable
P70	-	No	Nch-open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
PWM0, PWM1	-	No	CMOS	No
UHD+, UHD-	-	No	CMOS	No
XT1	-	No	Input only	No
XT2	-	No	32.768kHz crystal resonator output (N channel open drain when in general-purpose output mode)	No

Note 1: Programmable pull-up resistors for port 0 are controlled in 4 bit units (P00 to 03, P04 to 07).


#### **Power Pin Treatment**

Connect the IC as shown below to minimize the noise input to the  $V_{DD1}$  pin. and extend the backup period. Be sure to electrically short the  $V_{SS1}$ ,  $V_{SS2}$ , and  $V_{SS3}$  pins.

Example 1: When the microcontroller is in the backup state in the HOLD mode, the power to sustain the high level of output ports is supplied by their backup capacitors.



Example 2: The high level output at ports is not sustained and unstable in the HOLD backup mode.



# **USB Reference Power Option**


When a voltage 4.5 to 5.5V is supplied to V<sub>DD</sub>1 and the internal USB reference voltage circuit is activated, the reference voltage for USB port output is generated. The active/inactive state of the reference voltage circuit can be switched by option select. The procedure for marking the option selection is described below.

		(1)	(2)	(3)	(4)
Option settings	USB regulator	USE	USE	USE	NONUSE
	USB regulator at HOLD mode	USE	NONUSE	NONUSE	NONUSE
	USB regulator at HALT mode	USE	NONUSE	USE	NONUSE
Reference voltage circuit state	Normal mode	active	active	active	inactive
	HOLD mode	active	inactive	inactive	inactive
	HALT mode	active	inactive	active	inactive

- When the USB reference voltage circuit is made inactive, the level of the reference voltage for USB port output is equal to V<sub>DD</sub>1.
- Selection (2) or (3) can be used to set the reference voltage circuit inactive in HOLD or HALT mode.
- When the reference voltage circuit is activated, the current drain increases by approximately 100µA compared with when the reference voltage circuit is inactive.


Example 1:  $V_{DD}1=V_{DD}2=3.3V$ 

- Inactivating the reference voltage circuit (selection (4)).
- Connecting V<sub>DD</sub>3 to V<sub>DD</sub>1 and V<sub>DD</sub>2.



Example 2: VDD1=VDD2=5.0V

- Activating the reference voltage circuit (selection (1)).
- Isolating Vpp3 from Vpp1 and Vpp2, and connecting capacitor between Vpp3 and Vss.



# **Absolute Maximum Ratings** at Ta = 25°C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

			1	T SS SS	55-		0:6		
	Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	Specifi typ	max	unit
	ximum supply	V <sub>DD</sub> max	V <sub>DD</sub> 1, V <sub>DD</sub> 2, V <sub>DD</sub> 3	V <sub>DD</sub> 1= V <sub>DD</sub> 2= V <sub>DD</sub> 3	- 100 [-1	-0.3	-71-	+6.5	
	ut voltage	V <sub>I</sub> (1)	XT1, CF1			-0.3		V <sub>DD</sub> +0.3	
	ut/output age	V <sub>IO</sub> (1)	Ports 0, 1, 2, 3, 7 PWM0, PWM1 XT2			-0.3		V <sub>DD</sub> +0.3	<b>V</b>
	Peak output current	IOPH(1)	Ports 0, 1, 2	When CMOS output type is selected     Per 1 applicable pin		-10			
		IOPH(2)	PWM0, PWM1	Per 1 applicable pin		-20			
		IOPH(3)	Port 3 P71 to P73	When CMOS output type is selected     Per 1 applicable pin		-5			
rrent	Average output current (Note 1-1)	IOMH(1)	Ports 0, 1, 2	When CMOS output type is selected     Per 1 applicable pin		-7.5			
rt cn		IOMH(2)	PWM0, PWM1	Per 1 applicable pin		-15			
High level output current		IOMH(3)	Port 3 P71 to P73	When CMOS output type is selected Per 1 applicable pin		-3			
High	Total output current	ΣΙΟΑΗ(1)	Ports 0, 2	Total current of all applicable pins		-25			
		ΣIOAH(2)	Port 1 PWM0, PWM1	Total current of all applicable pins		-25			
		ΣΙΟΑΗ(3)	Ports 0, 1, 2 PWM0, PWM1	Total current of all applicable pins		-45			
		ΣIOAH(4)	Port 3 P71 to P73	Total current of all applicable pins		-10			
		ΣIOAH(5)	UHD+, UHD-	Total current of all applicable pins		-25			mA
	Peak output current	IOPL(1)	P02 to P07 Ports 1, 2 PWM0, PWM1	Per 1 applicable pin				20	
		IOPL(2)	P00, P01	Per 1 applicable pin				30	
		IOPL(3)	Ports 3, 7 XT2	Per 1 applicable pin				10	
rent	Average output current (Note 1-1)	IOML(1)	P02 to P07 Ports 1, 2 PWM0, PWM1	Per 1 applicable pin				15	
ıt cu		IOML(2)	P00, P01	Per 1 applicable pin				20	
Low level output current		IOML(3)	Ports 3, 7 XT2	Per 1 applicable pin				7.5	
ow lev	Total output current	ΣIOAL(1)	Ports 0, 2	Total current of all applicable pins				45	
		ΣIOAL(2)	Port 1 PWM0, PWM1	Total current of all applicable pins				45	
		ΣIOAL(3)	Ports 0, 1, 2 PWM0, PWM1	Total current of all applicable pins				80	
		ΣIOAL(4)	Ports 3, 7 XT2	Total current of all applicable pins				15	
		ΣIOAL(5)	UHD+, UHD-	Total current of all applicable pins				25	
	owable power sipation	Pd max	SQFP48(7×7)	Ta=-40 to +85°C				140	mW
Ter	erating ambient mperature	Topr				-40		+85	°C
	rage ambient nperature	Tstg				-55		+125	

Note 1-1: The average output current is an average of current values measured over 100 ms intervals.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

# Allowable Operating Conditions at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Parameter	Symbol	Din/Domarko	Conditions			Specific	ation	
Farameter	Зупьы	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Operating	V <sub>DD</sub> (1)	$V_{DD}1=V_{DD}2=V_{DD}3$	$0.245 \mu s \le tCYC \le 200 \mu s$		3.0		5.5	
supply voltage (Note 2-1)			0.490µs ≤ tCYC ≤ 200µs Except in onboard programming mode		2.7		5.5	
Memory sustaining supply voltage	VHD	V <sub>DD</sub> 1=V <sub>DD</sub> 2=V <sub>DD</sub> 3	RAM and register contents sustained in HOLD mode.		2.0		5.5	
High level input voltage	V <sub>IH</sub> (1)	Port 0, 1, 2, 3 P71 to P73 P70 port input/ interrupt side PWM0, PWM1		2.7 to 5.5	0.3V <sub>DD</sub> +0.7		V <sub>DD</sub>	
	V <sub>IH</sub> (2)	Port 70 watchdog timer side		2.7 to 5.5	0.9V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH</sub> (3)	XT1, XT2, CF1, RES		2.7 to 5.5	0.75V <sub>DD</sub>		$V_{DD}$	V
Low level input voltage	V <sub>IL</sub> (1)	Port 1, 2, 3 P71 to P73		4.0 to 5.5	V <sub>SS</sub>		0.1V <sub>DD</sub> +0.4	
	V <sub>IL</sub> (2)	P70 port input/ interrupt side		2.7 to 4.0	V <sub>SS</sub>		0.2V <sub>DD</sub>	
	V <sub>IL</sub> (3)	Port 0 PWM0, PWM1		4.0 to 5.5	V <sub>SS</sub>		0.15V <sub>DD</sub> +0.4	
	V <sub>IL</sub> (4)	,		2.7 to 4.0	V <sub>SS</sub>		0.2V <sub>DD</sub>	
	V <sub>IL</sub> (5)	Port 70 watchdog timer side		2.7 to 5.5	V <sub>SS</sub>		0.8V <sub>DD</sub> -1.0	
	V <sub>IL</sub> (6)	XT1, XT2, CF1, RES		2.7 to 5.5	V <sub>SS</sub>		0.25V <sub>DD</sub>	
Instruction	tCYC			3.0 to 5.5	0.245		200	
cycle time (Note 2-2)			Except for onboard programming mode	2.7 to 5.5	0.490		200	μS
External system clock frequency	FEXCF(1)	CF1	CF2 pin open     System clock frequency division ratio=1/1     External system clock duty =50±5%	3.0 to 5.5	0.1		12	
			CF2 pin open System clock frequency division ratio=1/1 External system clock duty =50±5%	2.7 to 5.5	0.1		6	MHz
Oscillation frequency	FmCF(1)	CF1, CF2	When 12MHz ceramic oscillation See Fig. 1.	3.0 to 5.5		12		
range (Note 2-3)	FmCF(2)	CF1, CF2	When 6MHz ceramic oscillation See Fig. 1.	2.7 to 5.5		6		MHz
	FmRC		Internal RC oscillation	2.7 to 5.5	0.3	1.0	2.0	
	FsX'tal	XT1, XT2	32.768kHz crystal oscillation See Fig. 2.	2.7 to 5.5		32.768		kHz

Note 2-1: V<sub>DD</sub> must be held greater than or equal to 3.0V in the flash ROM onboard programming mode.

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Note 2-3: See Tables 1 and 2 for the oscillation constants.

# **Electrical Characteristics** at Ta = -40 °C to +85 °C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Parameter	Symbol	Pin/Remarks	Conditions			Specifica	ition	
Farameter	Syllibol	FIII/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
High level input current	I <sub>IH</sub> (1)	Ports 0, 1, 2, 3 Port 7 RES PWM0, PWM1 UHD+, UHD-	Output disabled Pull-up resistor off VIN=VDD (Including output Tr's off leakage current)	2.7 to 5.5			1	
	I <sub>IH</sub> (2)	XT1, XT2	Input port configuration VIN=VDD	2.7 to 5.5			1	
	I <sub>IH</sub> (3)	CF1	V <sub>IN</sub> =V <sub>DD</sub>	2.7 to 5.5			15	
Low level input current	I <sub>IL</sub> (1)	Ports 0, 1, 2, 3 Port 7 RES PWM0, PWM1 UHD+, UHD-	Output disabled Pull-up resistor off VIN=VSS (Including output Tr's off leakage current)	2.7 to 5.5	-1			μΑ
	I <sub>IL</sub> (2)	XT1, XT2	Input port configuration VIN=VSS	2.7 to 5.5	-1			
	I <sub>I</sub> L(3)	CF1	V <sub>IN</sub> =V <sub>SS</sub>	2.7 to 5.5	-15			
High level output	V <sub>OH</sub> (1)	Ports 0, 1, 2, 3	I <sub>OH</sub> =-1mA	4.5 to 5.5	V <sub>DD</sub> -1			
voltage	V <sub>OH</sub> (2)	P71 to P73	I <sub>OH</sub> =-0.4mA	3.0 to 5.5	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (3)		I <sub>OH</sub> =-0.2mA	2.7 to 5.5	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (4)	PWM0, WM1	I <sub>OH</sub> =-10mA	4.5 to 5.5	V <sub>DD</sub> -1.5			
	V <sub>OH</sub> (5)	P05 to P07	I <sub>OH</sub> =-1.6mA	3.0 to 5.5	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (6)	(Note 3-1)	I <sub>OH</sub> =-1mA	2.7 to 5.5	V <sub>DD</sub> -0.4			
Low level output	V <sub>OL</sub> (1)	P00, P01	I <sub>OL</sub> =30mA	4.5 to 5.5			1.5	V
voltage	V <sub>OL</sub> (2)		I <sub>OL</sub> =5mA	3.0 to 5.5			0.4	V
	V <sub>OL</sub> (3)		I <sub>OL</sub> =2.5mA	2.7 to 5.5			0.4	
	V <sub>OL</sub> (4)	Ports 0, 1, 2	I <sub>OL</sub> =10mA	4.5 to 5.5			1.5	
	V <sub>OL</sub> (5)	PWM0, PWM1	I <sub>OL</sub> =1.6mA	3.0 to 5.5			0.4	
	V <sub>OL</sub> (6)	XT2	I <sub>OL</sub> =1mA	2.7 to 5.5			0.4	
	V <sub>OL</sub> (7)	Ports 3, 7	I <sub>OL</sub> =1.6mA	3.0 to 5.5			0.4	
	V <sub>OL</sub> (8)		I <sub>OL</sub> =1mA	2.7 to 5.5			0.4	
Pull-up resistance	Rpu(1)	Ports 0, 1, 2, 3	V <sub>OH</sub> =0.9V <sub>DD</sub>	4.5 to 5.5	15	35	80	1.0
	Rpu(2)	Port 7		2.7 to 5.5	18	50	150	kΩ
Hysteresis voltage	VHYS	RES Port 1, 2, 3, 7		2.7 to 5.5		0.1V <sub>DD</sub>		٧
Pin capacitance	СР	All pins	For pins other than that under test:  VIN=VSS f=1MHz Ta=25°C	2.7 to 5.5		10		pF

Note 3-1: When the CKO system clock output function (P05) or audio interface output function (P05 to P07) is used.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

# Serial I/O Characteristics at Ta = -40 °C to +85 °C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0$ V

# 1. SIO0 Serial I/O Characteristics (Note 4-1-1)

	-		0	Pin/	0			Spec	ification	
	F	Parameter	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
		Frequency	tSCK(1)	SCK0(P12)	See Fig. 8.		2			
		I avv loval	+CCK1 (4)							
		Low level pulse width	tSCKL(1)				1			
		High level	tSCKH(1)				4			
		pulse width					1			
			tSCKHA(1a)		Continuous data transfer mode					
					USB, AIF, SIO4, SIO9, and     DMCOPY not used at the same					
					time.		4			
	상				• See Fig. 8.					
	Input clock				• (Note 4-1-2)	2.7 to 5.5				
	Inpu		tSCKHA(1b)		Continuous data transfer mode					tCYC
					<ul><li>USB used at the same time.</li><li>AIF, SIO4, SIO9, and DMCOPY</li></ul>					
					not used at the same time.		7			
					• See Fig. 8.					
					• (Note 4-1-2)					
			tSCKHA(1c)		Continuous data transfer mode     USB ALE SIGN and					
					USB, AIF, SIO4, SIO9, and     DMCOPY used at the same					
					time.		9			
					• See Fig. 8.					
쓩					• (Note 4-1-2)					
Serial clock		Frequency	tSCK(2)	SCK0(P12)	When CMOS output type is selected		4/3			
Se		Low level	tSCKL(2)		• See Fig. 8.			4/0	1	
		pulse width						1/2		tSCK
		High level	tSCKH(2)					1/2		took
		pulse width	tSCKHA(2a)		Continuous data transfer mode					
			10011111(20)		USB, AIF, SIO4, SIO9, and					
					DMCOPY not used at the same		tSCKH(2)		tSCKH(2)	
					time.		+2tCYC		+	
	×				When CMOS output type is selected				(10/3)tCYC	
	Output clock				• See Fig. 8.					
	ıtput		tSCKHA(2b)		Continuous data transfer mode	2.7 to 5.5				
	õ				USB used at the same time.					
					AIF, SIO4, SIO9, and DMCOPY		tSCKH(2)		tSCKH(2)	tCYC
					not used at the same time.  • When CMOS output type is		+2tCYC		+ (19/3)tCYC	
					selected.				(13/0)(010	
					• See Fig. 8.					
			tSCKHA(2c)		Continuous data transfer mode					
					USB, AIF, SIO4, SIO9, and     DMCODY would at the access times.		1001(11/0)		tSCKH(2)	
					DMCOPY used at the same time     When CMOS output type is		tSCKH(2) +2tCYC		+	
					selected		.2.010		(25/3)tCYC	
					• See Fig. 8.					

Note 4-1-1: These specifications are theoretical values. Margins must be allowed according to the actual operating conditions.

Note 4-1-2: In an application where the serial clock input is to be used in the continuous data transfer mode, the time from SI0RUN being set when serial clock is high to the falling edge of the first serial clock must be longer than tSCKHA.

Continued on next page.

Continued from preceding page.

	-	Parameter	Cumbal	Pin/	Conditions			Spec	ification	
	-	rarameter	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
input	Data setup time		tsDI(1)	SB0(P11), SI0(P11)	Must be specified with respect to rising edge of SIOCLK.     See Fig. 8.		0.03			
Serial	Da	ta hold time	thDI(1)			2.7 to 5.5	0.03			
	clock	Output delay time	tdD0(1)	SO0(P10), SB0(P11)	Continuous data transfer mode     (Note 4-1-3)				(1/3)tCYC +0.05	μS
Serial output	Input clock		tdD0(2)		Synchronous 8-bit mode     (Note 4-1-3)	2.7 to 5.5			1tCYC +0.05	·
Seria	Output clock		tdD0(3)		(Note 4-1-3)				(1/3)tCYC +0.05	

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK.

Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 8.

# 2. SIO1 Serial I/O Characteristics (Note 4-2-1)

		2	0	Pin/	O I'll			Spec	ification	
		Parameter	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
	¥	Frequency	tSCK(3)	SCK1(P15)	See Fig. 8.		2			
	Input clock	Low level pulse width	tSCKL(3)			2.7 to 5.5	1			
Serial clock	lu	High level pulse width	tSCKH(3)				1			tCYC
Serial	ock	Frequency	tSCK(4)	SCK1(P15)	When CMOS output type is selected		2			
	Output clock	Low level pulse width	tSCKL(4)		• See Fig. 8.	2.7 to 5.5		1/2		tSCK
	70	High level pulse width	tSCKH(4)					1/2		ISCK
Serial input	Da	ata setup time	tsDI(2)	SB1(P14), SI1(P14)	Must be specified with respect to rising edge of SIOCLK.     See Fig. 8.	0.7.1.	0.03			
Serial	Da	ata hold time	thDI(2)			2.7 to 5.5	0.03			
Serial output	Ou	itput delay time	tdD0(4)	SO1(P13), SB1(P14)	Must be specified with respect to falling edge of SIOCLK.     Must be specified as the time to the beginning of output state change in open drain output mode.     See Fig. 8.	2.7 to 5.5			(1/3)tCYC +0.05	μs

Note 4-2-1: These specifications are theoretical values. Margins must be allowed according to the actual operating conditions.

#### 3. SIO4 Serial I/O Characteristics (Note 4-3-1)

	-	Doromotor	Cumbal	Pin/	Conditions			Spec	ification	
		Parameter	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
		Frequency	tSCK(5)	SCK4(P24)	See Fig. 8.		2			
		Low level pulse width	tSCKL(5)				1			
		High level	tSCKH(5)				1			
		pulse width	tSCKHA(5a)		USB, SIO0 continuous transfer mode, AIF, SIO9, and DMCOPY not used at the same time. See Fig. 8. (Note 4-3-2)		4			
	Input clock		tSCKHA(5b)		USB used at the same time SIO0 continuous transfer mode, AIF, SIO9, DMCOPY not used at the same time. See Fig. 8. (Note 4-3-2)	2.7 to 5.5	7			tCYC
			tSCKHA(5c)		USB, SIO0 continuous transfer mode, SIO9, and DMCOPY used at the same time.  AIF not used at the same time.  See Fig. 8.  (Note 4-3-2)		12			
Š		Frequency	tSCK(6)	SCK4(P24)	When CMOS output type is		4/3			
Serial clock		Low level pulse width	tSCKL(6)		selected. • See Fig. 8.			1/2		10.014
S		High level pulse width	tSCKH(6)					1/2		tSCK
	ock	(Note 4-3-3)	tSCKHA(6a)		USB, SIO0 continuous transfer mode, AIF, SIO9, and DMCOPY not used at the same time.  When CMOS output type is selected.  See Fig. 8.		tSCKH(6) + (5/3)tCYC		tSCKH(6) + (10/3)tCYC	
	Output clock		tSCKHA(6b)		USB used at the same time. SIO0 continuous transfer mode, AIF, SIO9, and DMCOPY not used at the same time. When CMOS output type is selected. See Fig. 8. USB, SIO0 continuous transfer	2.7 to 5.5	tSCKH(6) + (5/3)tCYC		tSCKH(6) + (19/3)tCYC	tCYC
					mode, SIO9, and DMCOPY used at the same time.  • AIF not used at the same time.  • When CMOS output type is selected.  • See Fig. 8.		tSCKH(6) + (5/3)tCYC		tSCKH(6) + (34/3)tCYC	

- Note 4-3-1: These specifications are theoretical values. Margins must be allowed according to the actual operating conditions.
- Note 4-3-2: In an application where the serial clock input is to be used in the continuous data transfer mode, the period from the time SI4RUN is set with the serial clock set high to the falling edge of the first serial clock must be longer than tSCKHA.
- Note 4-3-3: When using the serial clock output, make sure that the load at the SCK4 (P24) pin meets the following conditions:
  - Clock rise time tSCKR  $< 0.037\mu s$  (see Figure 12.) at Ta=+25°C,  $V_{DD}=3.3V$

Continued on next page.

Continued from preceding page.

	Danamatan	O. made al	Pin/	O a malikia ma			Spec	ification	
	Parameter	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
input	Data setup time	tsDI(3)	SO4(P22), SI4(P23)	Must be specified with respect to falling edge of SIOCLK.     See Fig. 8	0.71.55	0.03			
Serial	Data hold time	thDI(3)			2.7 to 5.5	0.03			
Serial output	Output delay time	tdD0(5)	SO4(P22), SI4(P23)	Must be specified with respect to rising edge of SIOCLK.     Must be specified as the time to the beginning of output state change in open drain output mode.     See Fig. 8.	2.7 to 5.5			(1/3)tCYC +0.05	μs

## 4. SIO9 Serial I/O Characteristics (Note 4-4-1)

	-	) aramatar	Cumahal	Pin/	Conditions			Specifi	cation	
	F	Parameter	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
		Frequency	tSCK(7)	SCK9(P27)	See Fig. 8.		2			
		Low level pulse width	tSCKL(7)				1			
		High level pulse width	tSCKH(7)				1			
lock	ock		tSCKHA(7a)		USB, SIO0 continuous transfer mode, AIF, SIO4 and DMCOPY not used at the same time. See Fig. 8.  (Note 4-4-2)		4			
Serial clock	Input clock		tSCKHA(7b)		USB used at the same time. SIO0 continuous transfer mode, AIF, SIO4, and DMCOPY not used at the same time. See Fig. 8. (Note 4-4-2)	2.7 to 5.5	7			tCYC
			tSCKHA(7c)		USB, SIO0 continuous transfer mode, SIO4 and DMCOPY used at the same time. AIF not used at the same time. See Fig. 8. (Note 4-4-2)		15			

Note 4-4-1: These specifications are theoretical values. Margins must be allowed according to the actual operating conditions.

Note 4-4-2: In an application where the serial clock input is to be used in the continuous data transfer mode, the period from the time SI9RUN is set with the serial clock set high to the falling edge of the first serial clock must be longer than tSCKHA.

Continued on next page

Continued from preceding page

Con		ed from precedin		Pin/				Specif	ication	
	F	Parameter	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
		Frequency	tSCK(8)	SCK9(P27)	When CMOS output type is selected.		4/3			tCYC
		Low level pulse width	tSCKL(8)		• See Fig. 8.			1/2		10014
		High level pulse width	tSCKH(8)					1/2		tSCK
×	ck	(Note 4-4-3)	tSCKHA(8a)		USB, SIO0 continuous transfer mode, AIF SIO4 DMCOPY not used at the same time. When CMOS output type is selected. See Fig. 8.		tSCKH(8) + (5/3)tCYC		tSCKH(8) + (10/3)tCYC	
Serial clock	Output clock		tSCKHA(8b)		USB used at the same time. SIO0 continuous transfer mode, AIF, SIO4, and DMCOPY not used at the same time. When CMOS output type is selected See Fig. 8.	2.7 to 5.5	tSCKH(8) + (5/3)tCYC		tSCKH(8) + (19/3)tCYC	tCYC
			tSCKHA(8c)		USB, SIO0 continuous transfer mode, SIO4, and DMCOPY used at the same time. AIF not used at the same time. When CMOS output type is selected. See Fig. 8.		tSCKH(8) + (5/3)tCYC		tSCKH(8) + (43/3)tCYC	
input	Da	ta setup time	tsDI(4)	SO9(P25), SI9(P26)	Must be specified with respect to rising edge of SIOCLK.     See Fig. 8.		0.03			
Serial input	Da	ta hold time	thDI(4)		-	2.7 to 5.5	0.03			
Serial output	Ou	ttput delay time	tdDO(6)	SO9(P25), SI9(P26)	Must be specified with respect to falling edge of SIOCLK.     Must be specified as the time to the beginning of output state change in open drain output mode     See Fig. 8.	2.7 to 5.5			(1/3)tCYC +0.05	μ\$

Note 4-4-3: When using the serial clock output, make sure that the load at the SCK9 (P27) pin meets the following conditions:

Clock rise time tSCKR < 0.037  $\mu s$  (see Figure 12.) at Ta=+25  $^{\circ}C,\,V_{\mbox{DD}}\!=\!3.3V$ 

# Pulse Input Conditions at Ta = -40 °C to +85 °C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0$ V

Parameter	Cumbal	Pin/Remarks	Conditions			Spec	ification	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
High/low level pulse width	tP1H(1) tP1L(1)	INT0(P70), INT1(P71), INT2(P72), INT4(P20 to P23), INT5(P24 to P27), INT6(P20), INT7(P24)	Interrupt source flag can be set.     Event inputs for timer 0 or 1 are enabled.	2.7 to 5.5	1			
	tPIH(2) tPIL(2)	INT3(P73) when noise filter time constant is 1/1	Interrupt source flag can be set.     Event inputs for timer 0 are enabled.	2.7 to 5.5	2			tCYC
	tPIH(3) tPIL(3)	INT3(P73) when noise filter time constant is 1/32	Interrupt source flag can be set.     Event inputs for timer 0 are nabled.	2.7 to 5.5	64			
	tPIH(4) tPIL(4)	INT3(P73) when noise filter time constant is 1/128	Interrupt source flag can be set.     Event inputs for timer 0 are enabled.	2.7 to 5.5	256			
	tPIL(5)	RMIN(P73)	Recognized by the infrared remote control receiver circuit as a signal	2.7 to 5.5	4			RMCK (Note 5-1)
	tPIL(6)	RES	Resetting is enabled.	2.7 to 5.5	200			μS

Note 5-1: Represents the period of the reference clock (1 tCYC to 128 tCYC or the source frequency of the subclock) for the infrared remote control receiver circuit.

## **AD Converter Characteristics** at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Danamatas	O. made at	Dis /Damas /				Specific	cation	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Resolution	N	AN0(P00) to		3.0 to 5.5		8		bit
Absolute accuracy	ET	AN7(P07), AN8(P70),	(Note 6-1)	3.0 to 5.5			±1.5	LSB
Conversion time	TCAD	AN9(P71),	AD conversion time=32×tCYC		15.68		97.92	
		AN10(XT1),	(when ADCR2=0) (Note 6-2)	4.5 to 5.5	(tCYC=		(tCYC=	
		AN11(XT2)			0.490µs)		3.06µs)	
					23.52		97.92	
				3.0 to 5.5	(tCYC=		(tCYC=	
					0.735µs)		3.06µs)	
			AD conversion time=64×tCYC		18.82		97.92	μS
			(when ADCR2=1) (Note 6-2)	4.5 to 5.5	(tCYC=		(tCYC=	
					0. 294µs)		1.53µs)	
					47.04		97.92	
				3.0 to 5.5	(tCYC=		(tCYC=	
					0.735µs)		1.53µs)	
Analog input voltage range	VAIN			3.0 to 5.5	V <sub>SS</sub>		$V_{DD}$	V
Analog port	IAINH		VAIN=V <sub>DD</sub>	3.0 to 5.5			1	_
input current	IAINL	]	VAIN=V <sub>SS</sub>	3.0 to 5.5	-1			μА

Note 6-1: The quantization error ( $\pm 1/2$ LSB) is excluded from the absolute accuracy.

Note 6-2: The conversion time refers to the period from the time when an instruction for starting a conversion process is issued to the time the conversion results register(s) are loaded with a complete digital conversion value corresponding to the analog input value.

 $\textbf{Consumption Current Characteristics} \ \, \text{at Ta} = -40^{\circ}\text{C to} \ \, +85^{\circ}\text{C}, \ \, V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$ 

		Pin/				Specif	ication	
Parameter	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Normal mode consumption current	IDDOP(1)	V <sub>DD</sub> 1 =V <sub>DD</sub> 2 =V <sub>DD</sub> 3	FmCF=12MHz ceramic oscillation mode     FsX'tal=32.768kHz crystal oscillation mode     System clock set to 12MHz side	4.5 to 5.5		9.8	24	
(Note 7-1)	IDDOP(2)		Internal PLL oscillation stopped     Internal RC oscillation stopped     USB circuit stopped     1/1 frequency division ratio	3.0 to 3.6		5.7	14	
	IDDOP(3)		FmCF=12MHz ceramic oscillation mode     FsX'tal=32.768kHz crystal oscillation mode     System clock set to 12MHz side     Internal PLL oscillation mode active	4.5 to 5.5		15	35	
	IDDOP(4)		Internal RC oscillation stopped     USB circuit active     1/1 frequency division ratio	3.0 to 3.6		7.7	20	mA
	IDDOP(5)		FmCF=12MHz ceramic oscillation mode     FoVtol=23.758kHz graptel posillation mode	4.5 to 5.5		6.7	16	
	IDDOP(6)		FsX'tal=32.768kHz crystal oscillation mode     System clock set to 6MHz side	3.0 to 3.6		3.9	9.0	
	IDDOP(7)		Internal RC oscillation stopped     1/2 frequency division ratio	2.7 to 3.0		3.2	7.3	
	IDDOP(8)		FmCF=0Hz(oscillation stopped)	4.5 to 5.5		0.72	3.4	
	IDDOP(9)		<ul> <li>FsX'tal=32.768kHz crystal oscillation mode</li> <li>System clock set to internal RC oscillation.</li> </ul>	3.0 to 3.6		0.41	1.9	
	IDDOP(10)		1/2 frequency division ratio	2.7 to 3.0		0.35	1.5	
	IDDOP(11)		FmCF=0Hz(oscillation stopped)     FsX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		45	184	
	IDDOP(12)		System clock set to crystal oscillation. (32.768kHz)	3.0 to 3.6		18	65	μА
	IDDOP(13)		Internal RC oscillation stopped     1/2 frequency division ratio	2.7 to 3.0		14	47	
HALT mode consumption current (Note7-1)	IDDHALT(1)		HALT mode     FmCF=12MHz ceramic oscillation mode     FsX'tal=32.768kHz crystal oscillation mode     System clock set to 12MHz side	4.5 to 5.5		4.9	12	
	IDDHALT(2)		Internal PLL oscillation stopped     Internal RC oscillation stopped     USB circuit stopped     1/1 frequency division ratio	3.0 to 3.6		2.7	6.4	
	IDDHALT(3)		HALT mode     FmCF=12MHz ceramic oscillation mode     FsX'tal=32.768kHz crystal oscillation mode     System clock set to 12MHz side	4.5 to 5.5		9.5	23	
	IDDHALT(4)		Internal PLL oscillation mode active     Internal RC oscillation stopped     USB circuit active     1/1 frequency division ratio	3.0 to 3.6		4.7	12	mA
	IDDHALT(5)		HALT mode     FmCF=12MHz ceramic oscillation mode	4.5 to 5.5		3.0	7.3	
	IDDHALT(6)		FsX'tal=32.768kHz crystal oscillation mode     System clock set to 6MHz side	3.0 to 3.6		1.6	3.8	
	IDDHALT(7)		Internal RC oscillation stopped     1/2 frequency division ratio	2.7 to 3.0		1.3	2.9	
	IDDHALT(8)		HALT mode     FmCF=0Hz(oscillation stopped)	4.5 to 5.5		0.41	2.0	
	IDDHALT(9)		FsX'tal=32.768kHz crystal oscillation mode	3.0 to 3.6		0.20	0.95	
N . 7 1 El	IDDHALT(10)		System clock set to internal RC oscillation.     1/2 frequency division ratio	2.7 to 3.0		0.17	0.70	

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

Continued on next page.

Continued from preceding page.

Danamatan	Courselle al	Pin/	Conditions			Specif	ication	
Parameter	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
HALT mode consumption	IDDHALT(11)	V <sub>DD</sub> 1 =V <sub>DD</sub> 2	HALT mode     FmCF=0MHz (oscillation stopped)	4.5 to 5.5		31	132	mA
current (Note 7-1)	IDDHALT(12)	=V <sub>DD</sub> 3	FsX'tal=32.768kHz crystal oscillation mode     System clock set to crystal oscillation.	3.0 to 3.6		9.1	39	
	IDDHALT(13)		(32.768kHz)  Internal RC oscillation stopped  1/2 frequency division ratio	2.7 to 3.0		6.3	27	
HOLD mode	IDDHOLD(1)	V <sub>DD</sub> 1	HOLD mode	4.5 to 5.5		0.14	39	
consumption	IDDHOLD(2)		CF1=V <sub>DD</sub> or open (External clock mode)	3.0 to 3.6		0.04	19	μΑ
current	IDDHOLD(3)			2.7 to 3.0		0.04	17	
Timer HOLD	IDDHOLD(4)		Timer HOLD mode	4.5 to 5.5		25	115	
mode	IDDHOLD(5)		CF1=V <sub>DD</sub> or open (External clock mode)	3.0 to 3.6		6.0	32	
consumption current	IDDHOLD(6)		FsX'tal=32.768kHz crystal oscillation mode	2.7 to 3.0		3.7	20	

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors

# **USB Characteristics and Timing** at Ta = -40 °C to +85 °C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0$ V

Doromotor	Cymhal	Conditions		Specifi	cation	
Parameter	Symbol	Conditions	min	typ	max	unit
High level output	V <sub>OH(USB)</sub>	• 15k $\Omega$ ± 5% to GND	2.8		3.6	V
Low level output	V <sub>OL(USB)</sub>	• 1.5k $\Omega$ ± 5% to 3.6V	0.0		0.3	V
Output signal crossover voltage	V <sub>CRS</sub>		1.3		2.0	V
Differential input sensitivity	V <sub>DI</sub>	•   (UHD+)-(UHD-)	0.2			V
Differential input common mode range	V <sub>CM</sub>		8.0		2.5	V
High level input	V <sub>IH(USB)</sub>		2.0			V
Low level input	V <sub>IL(USB)</sub>				0.8	V
USB data rise time	t <sub>R</sub>	• R <sub>S</sub> =33Ω, C <sub>L</sub> =50pF	4		20	ns
USB data fall time	t <sub>F</sub>	• R <sub>S</sub> =33Ω, C <sub>L</sub> =50pF	4		20	ns

# F-ROM Programming Characteristics at Ta = +10°C to +55°C, $V_{SS}1 = 0V$

Danamatan	O. mah al	Pin/	Conditions		Specification			
Parameter	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Onboard programming current	IDDFW(1)	V <sub>DD</sub> 1	Excluding power dissipation in the microcontroller block	3.0 to 5.5		5	10	mA
Programming time	tFW(1)		Erase operation	204-55		20	30	ms
	tFW(2)		Write operation	3.0 to 5.5		40	60	μS

# Characteristics of a Sample Main System Clock Oscillation Circuit

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using an our company-designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 1 shows the characteristics of a oscillation circuit when USB host function is not used.

If USB host function is to be used, it is absolutely recommended to use an oscillator that satisfies the precision and stability according to the USB standards.

Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator

Nominal	Vendor		Circuit Constant			Operating Voltage		lation tion Time	
Frequency	Name	Oscillator Name	C1 [pF]	C2 [pF]	Rd1 [Ω]	Range [V]	typ [ms]	max [ms]	Remarks
6MHz	MURATA	CSTCR6M00GH5L**-R0	(39)	(39)	1k	2.7 to 5.5	0.1	0.5	
	WOTCHTA		` '	· , ,		2.7 (0 3.3	0.1	0.5	C1 and C2
8MHz	MURATA	CSTCE8M00GH5L**-R0	(33)	(33)	470	3.0 to 5.5	0.1	0.5	
10MHz	MURATA	CSTCE10M0GH5L**-R0	(33)	(33)	330	3.0 to 5.5	0.1	0.5	integrated
12MHz	MURATA	CSTCE12M0GH5L**-R0	(33)	(33)	330	3.0 to 5.5	0.1	0.5	SMD type

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized in the following cases (see Figure 4):

- Till the oscillation gets stabilized after VDD goes above the operating voltage lower limit.
- Till the oscillation gets stabilized after the instruction for starting the main clock oscillation circuit is executed
- Till the oscillation gets stabilized after the HOLD mode is reset.
- Till the oscillation gets stabilized after the X'tal HOLD mode is reset with CFSTOP (OCR register, bit 0) set to 0

# **Characteristics of a Sample Subsystem Clock Oscillator Circuit**

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using an our company-designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 2 Characteristics of a Sample Subsystem Clock Oscillator Circuit with a Crystal Oscillator

Nominal V	Vendor		Circuit Constant				Operating Voltage	Oscillation Stabilization Time		
Frequency	Name	Oscillator Name	C3	C4	Rf	Rd2	Range	typ	max	Remarks
			[pF]	[pF]	$[\Omega]$	$[\Omega]$	[V]	[s]	[s]	
32.768kHz	EPSON TOYOCOM	MC-306	18	18	OPEN	560k	2.7 to 5.5	1.1	3.0	Applicable CL value=12.5pF SMD type

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized in the following cases (see Figure 4):

- Till the oscillation gets stabilized after the instruction for starting the subclock oscillation circuit is executed
- Till the oscillation gets stabilized after the HOLD mode is reset with EXTOSC (OCR register, bit 6) set to 1

Note: The components that are involved in oscillation should be placed as close to the IC and to one another as possible because they are vulnerable to the influences of the circuit pattern.




Figure 1. CF Oscillator Circuit




Figure 2. Crystal Oscillator Circuit






Figure 3. AC Timing Measurement Point




Reset Time and Oscillation Stabilization Time




HOLD Reset Signal and Oscillation Stabilization Time

Figure 4. Oscillation Stabilization Time




When using the internal PLL circuit to generate the  $48 MHz\ clock$  for USB , it is necessary to connect a filter circuit such to the P34/UFILT pin such as that shown in the left Fig.

Figure 5. External Filter Circuit for the Internal USB-dedicated PLL Circuit




To generate the master clock for the audio interface using the internal PLL circuit, it is necessary to connect a filter circuit to the P33/AFILT pin that is shown in the left Fig.

Figure 6. External Filter Circuit for Audio Interface (Used with Internal PLL Circuit)



It's necessary to adjust the Circuit Constant of the USB Port Peripheral Circuit for each mounting board.

Figure 7. USB Port Peripheral Circuit



#### Note:

Determine the value of CRES and RRES so that the reset signal is present for a period of 200µs after the supply voltage goes beyond the lower limit of the IC's operating voltage.

Figure 8. Reset Circuit




Figure 9. Serial Input/Output Waveform




Figure 10. Pulse Input Timing Signal Waveform





Figure 11. USB Data Signal Timing and Voltage Level



#### tSCKR:

Defined as the time period from the time the state of the output starts changing till the time it reaches the minimum value of  $V_{IH}(1)$ .

Figure 12. Serial Clock Output Timing Signal Waveform

#### ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)			
LC87F1HC4BUWA-2H	SPQFP48 7x7 / SQFP48 (Pb-Free)	2500 / Tray JEDEC			

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent re