# 3.3V / 5V 1:5 Differential ECL/PECL/HSTL Clock Driver

#### Description

The MC100EP14 is a low skew 1-to-5 differential driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The ECL/PECL input signals can be either differential or single-ended (if the  $V_{BB}$  output is used). HSTL inputs can be used when the LVEP14 is operating under PECL conditions.

The EP14 specifically guarantees low output-to-output skew. Optimal design, layout, and processing minimize skew within a device and from device to device.

To ensure that the tight skew specification is realized, both sides of any differential output need to be terminated even if only one output is being used. If an output pair is unused, both outputs may be left open (unterminated) without affecting skew.

The common enable  $(\overline{EN})$  is synchronous, outputs are enabled/disabled in the LOW state. This avoids a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control. The internal flip flop is clocked on the falling edge of the input clock, therefore all associated specification limits are referenced to the negative edge of the clock input.

The VBB pin, an internally generated voltage supply, is available to this device only. For single–ended input conditions, the unused differential input is connected to  $V_{BB}$  as a switching reference voltage.  $V_{BB}$  may also rebias AC coupled inputs. When used, decouple  $V_{BB}$  and  $V_{CC}$  via a 0.01  $\mu F$  capacitor and limit current sourcing or sinking to 0.5 mA. When not used,  $V_{BB}$  should be left open.

#### **Features**

- 400 ps Typical Propagation Delay
- 100 ps Device-to-Device Skew
- 25 ps Within Device Skew
- Maximum Frequency > 2 GHz Typical
- The 100 Series Contains Temperature Compensation
- PECL and HSTL Mode:

 $V_{CC} = 3.0 \text{ V}$  to 5.5 V with  $V_{EE} = 0 \text{ V}$ 

• NECL Mode:

 $V_{CC} = 0 \text{ V with } V_{EE} = -3.0 \text{ V to } -5.5 \text{ V}$ 

- Open Input Default State
- These are Pb-Free Devices




### ON Semiconductor®

http://onsemi.com



TSSOP-20 DT SUFFIX CASE 948E

#### MARKING DIAGRAM\*



A = Assembly Location


L = Wafer Lot
Y = Year
W = Work Week
■ Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

<sup>\*</sup>For additional marking information, refer to Application Note AND8002/D.



WARNING: All V<sub>CC</sub> and V<sub>EE</sub> pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. TSSOP-20 (Top View) and Logic Diagram

**Table 1. PIN DESCRIPTION** 

| Pin             | Function                           |
|-----------------|------------------------------------|
| CLK0*, CLK0**   | ECL/PECL/HSTL CLK Input            |
| CLK1*, CLK1**   | ECL/PECL/HSTL CLK Input            |
| Q0:4, Q0:4      | ECL/PECL Outputs                   |
| CLK_SEL*        | ECL/PECL Active Clock Select Input |
| ĒN*             | ECL Sync Enable                    |
| V <sub>BB</sub> | Reference Voltage Output           |
| V <sub>CC</sub> | Positive Supply                    |
| V <sub>EE</sub> | Negative Supply                    |

**Table 2. FUNCTION TABLE** 

| CLK0   | CLK1   | CLK_SEL | ĒN     | Q       |
|--------|--------|---------|--------|---------|
| L<br>H | X      | L       | L      | L       |
| X      | Ĺ      | H       | L      | L       |
| X      | H<br>X | H<br>X  | L<br>H | H<br>L* |

<sup>\*</sup> On next negative transition of CLK0 or CLK1

 $<sup>^{\</sup>star}$  Pins will default low when left open.  $^{\star\star}$  Pins will default to V $_{\rm CC}/2$  when left open.

**Table 3. ATTRIBUTES** 

| Characte                            | Value                       |                      |             |  |  |
|-------------------------------------|-----------------------------|----------------------|-------------|--|--|
| Internal Input Pulldown Resistor    | 75 kΩ                       |                      |             |  |  |
| Internal Input Pullup Resistor      | 37.5                        | 5 kΩ                 |             |  |  |
| ESD Protection                      | > 4 kV<br>> 200 V<br>> 2 kV |                      |             |  |  |
| Moisture Sensitivity, Indefinite Ti | ime Out of Drypack (Note 1) | Pb Pkg               | Pb-Free Pkg |  |  |
|                                     | TSSOP-8                     | Level 1              | Level 1     |  |  |
| Flammability Rating                 | Oxygen Index: 28 to 34      | UL 94 V-0 @ 0.125 in |             |  |  |
| Transistor Count                    |                             | 357 D                | evices      |  |  |
| Meets or exceeds JEDEC Spec         | EIA/JESD78 IC Latchup Test  |                      |             |  |  |

<sup>1.</sup> For additional information, see Application Note AND8003/D.

**Table 4. MAXIMUM RATINGS** 

| Symbol            | Parameter  | Condition 1                                    | Condition 2   | Rating      | Unit     |
|-------------------|--|--|---|-------------|----------|
| V <sub>CC</sub>   | PECL Mode Power Supply                             | V <sub>EE</sub> = 0 V                          |   | 6           | V        |
| V <sub>EE</sub>   | NECL Mode Power Supply                             | V <sub>CC</sub> = 0 V                          |   | -6          | V        |
| V <sub>I</sub>    | PECL Mode Input Voltage<br>NECL Mode Input Voltage | V <sub>EE</sub> = 0 V<br>V <sub>CC</sub> = 0 V | $\begin{array}{c} V_I \leq V_{CC} \\ V_I \geq V_{EE} \end{array}$ | 6<br>-6     | V<br>V   |
| l <sub>out</sub>  | Output Current                                     | Continuous<br>Surge                            |   | 50<br>100   | mA<br>mA |
| I <sub>BB</sub>   | V <sub>BB</sub> Sink/Source                        |  |   | ± 0.5       | mA       |
| T <sub>A</sub>    | Operating Temperature Range                        |  |   | -40 to +85  | °C       |
| T <sub>stg</sub>  | Storage Temperature Range                          |  |   | -65 to +150 | °C       |
| θJA               | Thermal Resistance (Junction-to-Ambient)           | 0 lfpm<br>500 lfpm                             | TSSOP-20<br>TSSOP-20  | 140<br>100  | °C/W     |
| $\theta_{\sf JC}$ | Thermal Resistance (Junction-to-Case)              | Standard Board                                 | TSSOP-20  | 23 to 41    | °C/W     |
| T <sub>sol</sub>  | Wave Solder  | <2 to 3 sec @ 248°C                            |   | 265         | °C       |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 5. 100EP DC CHARACTERISTICS, PECL V<sub>CC</sub> = 3.3 V, V<sub>EE</sub> = 0 V (Note 2)

|                    |  |        |             | -40°C |      |             | 25°C |      |             | 85°C |      |      |
|--------------------|--|--------|-------------|-------|------|-------------|------|------|-------------|------|------|------|
| Symbol             | Characteristic   | Ī      | Min         | Тур   | Max  | Min         | Тур  | Max  | Min         | Тур  | Max  | Unit |
| I <sub>EE</sub>    | Power Supply Current   |        | 45          | 55    | 65   | 48          | 58   | 68   | 52          | 62   | 72   | mA   |
| V <sub>OH</sub>    | Output HIGH Voltage (Note 3)   |        | 2155        | 2280  | 2405 | 2155        | 2280 | 2405 | 2155        | 2280 | 2405 | mV   |
| V <sub>OL</sub>    | Output LOW Voltage (Note 3)  |        | 1305        | 1480  | 1605 | 1305        | 1480 | 1605 | 1305        | 1480 | 1605 | mV   |
| V <sub>IH</sub>    | Input HIGH Voltage (Single-Ended)  |        | 2075        |       | 2420 | 2075        |      | 2420 | 2075        |      | 2420 | mV   |
| V <sub>IL</sub>    | Input LOW Voltage (Single-Ended)   |        | 1305        |       | 1675 | 1305        |      | 1675 | 1305        |      | 1675 | mV   |
| $V_{BB}$           | Output Voltage Reference   |        | 1775        | 1875  | 1975 | 1775        | 1875 | 1975 | 1775        | 1875 | 1975 | mV   |
| V <sub>IHCMR</sub> | Input HIGH Voltage Common Mode<br>Range (Differential Configuration)<br>(Note 4) |        | 1.2         |       | 3.3  | 1.2         |      | 3.3  | 1.2         |      | 3.3  | V    |
| I <sub>IH</sub>    | Input HIGH Current   |        |             |       | 150  |             |      | 150  |             |      | 150  | μΑ   |
| I <sub>IL</sub>    |  | D<br>D | 0.5<br>-150 |       |      | 0.5<br>-150 |      |      | 0.5<br>-150 |      |      | μΑ   |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 2. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary +0.3 V to -2.2 V.
- 3. All loading with 50  $\Omega$  to  $V_{CC}$  2.0 V.
- 4. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

Table 6. 100EP DC CHARACTERISTICS, PECL  $V_{CC} = 5.0 \text{ V}$ ,  $V_{EE} = 0 \text{ V}$  (Note 5)

|                    |  |   |             | -40°C |      |             | 25°C |      |             | 85°C |      |      |
|--------------------|--|---|-------------|-------|------|-------------|------|------|-------------|------|------|------|
| Symbol             | Characteristic   |   | Min         | Тур   | Max  | Min         | Тур  | Max  | Min         | Тур  | Max  | Unit |
| I <sub>EE</sub>    | Power Supply Current   |   | 45          | 55    | 65   | 48          | 58   | 68   | 52          | 62   | 72   | mA   |
| V <sub>OH</sub>    | Output HIGH Voltage (Note 6)   | 3 | 3855        | 3980  | 4105 | 3855        | 3980 | 4105 | 3855        | 3980 | 4105 | mV   |
| V <sub>OL</sub>    | Output LOW Voltage (Note 6)  | 3 | 3005        | 3180  | 3305 | 3005        | 3180 | 3305 | 3005        | 3180 | 3305 | mV   |
| V <sub>IH</sub>    | Input HIGH Voltage (Single-Ended)  | 3 | 3775        |       | 4120 | 3775        |      | 4120 | 3775        |      | 4120 | mV   |
| V <sub>IL</sub>    | Input LOW Voltage (Single-Ended)   | 3 | 3005        |       | 3375 | 3005        |      | 3375 | 3005        |      | 3375 | mV   |
| $V_{BB}$           | Output Voltage Reference   | 3 | 3475        | 3575  | 3675 | 3475        | 3575 | 3675 | 3475        | 3575 | 3675 | mV   |
| V <sub>IHCMR</sub> | Input HIGH Voltage Common Mode<br>Range (Differential Configuration)<br>(Note 7) |   | 1.2         |       | 5.0  | 1.2         |      | 5.0  | 1.2         |      | 5.0  | V    |
| I <sub>IH</sub>    | Input HIGH Current   |   |             |       | 150  |             |      | 150  |             |      | 150  | μΑ   |
| I <sub>IL</sub>    |  |   | 0.5<br>-150 |       |      | 0.5<br>-150 |      |      | 0.5<br>-150 |      |      | μΑ   |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 5. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +2.0 V to –0.5 V.
- 6. All loading with 50  $\Omega$  to  $V_{CC}$  2.0  $V_{CC}$  . V<sub>IHCMR</sub> min varies 1:1 with  $V_{EE}$ ,  $V_{IHCMR}$  max varies 1:1 with  $V_{CC}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input signal.

Table 7. 100EP DC CHARACTERISTICS, NECL  $V_{CC} = 0 \text{ V}$ ;  $V_{EE} = -5.5 \text{ V}$  to -3.0 V (Note 8)

|                    |   |                 | -40°C |       |                 | 25°C  |       |                 | 85°C  |       |      |
|--------------------|---|-----------------|-------|-------|-----------------|-------|-------|-----------------|-------|-------|------|
| Symbol             | Characteristic  | Min             | Тур   | Max   | Min             | Тур   | Max   | Min             | Тур   | Max   | Unit |
| I <sub>EE</sub>    | Power Supply Current  | 45              | 55    | 65    | 48              | 58    | 68    | 52              | 62    | 72    | mA   |
| V <sub>OH</sub>    | Output HIGH Voltage (Note 9)  | -1145           | -1020 | -895  | -1145           | -1020 | -895  | -1145           | -1020 | -895  | mV   |
| V <sub>OL</sub>    | Output LOW Voltage (Note 9)   | -1995           | -1820 | -1695 | -1995           | -1820 | -1695 | -1995           | -1820 | -1695 | mV   |
| V <sub>IH</sub>    | Input HIGH Voltage (Single-Ended)   | -1225           |       | -880  | -1225           |       | -880  | -1225           |       | -880  | mV   |
| V <sub>IL</sub>    | Input LOW Voltage (Single-Ended)  | -1995           |       | -1625 | -1995           |       | -1625 | -1995           |       | -1625 | mV   |
| V <sub>BB</sub>    | Output Reference Voltage  | -1525           | -1425 | -1325 | -1525           | -1425 | -1325 | -1525           | -1425 | -1325 | mV   |
| V <sub>IHCMR</sub> | Input HIGH Voltage Common Mode<br>Range (Differential Configuration)<br>(Note 10) | V <sub>EE</sub> | +1.2  | 0.0   | V <sub>EE</sub> | +1.2  | 0.0   | V <sub>EE</sub> | +1.2  | 0.0   | V    |
| I <sub>IH</sub>    | Input HIGH Current  |                 |       | 150   |                 |       | 150   |                 |       | 150   | μΑ   |
| I <sub>IL</sub>    | Input LOW Current CLK<br>CLK  | 0.5<br>-150     |       |       | 0.5<br>-150     |       |       | 0.5<br>-150     |       |       | μΑ   |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Table 8. AC CHARACTERISTICS  $V_{CC} = 0 \text{ V}$ ;  $V_{EE} = -3.0 \text{ V}$  to -5.5 V or  $V_{CC} = 3.0 \text{ V}$  to 5.5 V;  $V_{EE} = 0 \text{ V}$  (Note 11)

|                                      |  |            | -40°C     |           |            | 25°C      |           |            | 85°C      |           |      |
|--------------------------------------|--|------------|-----------|-----------|------------|-----------|-----------|------------|-----------|-----------|------|
| Symbol                               | Characteristic   | Min        | Тур       | Max       | Min        | Тур       | Max       | Min        | Тур       | Max       | Unit |
| V <sub>OPP</sub>                     | Output Voltage Amplitude @ 2 GHz (Figure 2)              | 440        | 540       |           | 420        | 520       |           | 380        | 480       |           | GHz  |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation Delay to<br>Output Differential              | 275        | 330       | 400       | 275        | 375       | 450       | 280        | 380       | 480       | ps   |
| t <sub>skew</sub>                    | Within–Device Skew<br>Device–to–Device Skew<br>(Note 12) |            | 25<br>100 | 35<br>125 |            | 30<br>150 | 45<br>175 |            | 40<br>175 | 50<br>200 | ps   |
| t <sub>s</sub>                       | Setup Time to CLK EN to CLK Hold Time EN to CLK          | 100<br>200 | 50<br>140 |           | 100<br>200 | 50<br>140 |           | 100<br>200 | 50<br>140 |           | ps   |
| t <sub>JITTER</sub>                  | Cycle-to-Cycle Jitter (Figure 2)                         |            | 0.2       | < 1       |            | 0.2       | < 1       |            | 0.2       | < 1       | ps   |
| V <sub>PP</sub>                      | Minimum Input Swing                                      | 150        | 800       | 1200      | 150        | 800       | 1200      | 150        | 800       | 1200      | mV   |
| t <sub>r</sub> /t <sub>f</sub>       | Output Rise/Fall Time (20%-80%)                          | 105        | 155       | 205       | 145        | 200       | 270       | 150        | 225       | 300       | ps   |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

<sup>8.</sup> Input and output parameters vary 1:1 with V<sub>CC</sub>.

<sup>9.</sup> All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V.

<sup>10.</sup> V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

<sup>11.</sup> Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V.

<sup>12.</sup> Skew is measured between outputs under identical transitions.




Figure 2. F<sub>max</sub>/Jitter




Figure 3. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)

## ORDERING INFORMATION

| Device         | Package               | Shipping <sup>†</sup> |
|----------------|-----------------------|-----------------------|
| MC100EP14DTG   | TSSOP-20<br>(Pb-Free) | 75 Units / Rail       |
| MC100EP14DTR2G | TSSOP-20<br>(Pb-Free) | 2500 / Tape & Rail    |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **Resource Reference of Application Notes**

AN1405/D - ECL Clock Distribution Techniques

AN1406/D - Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS™ I/O SPiCE Modeling Kit

AN1504/D - Metastability and the ECLinPS Family

AN1568/D - Interfacing Between LVDS and ECL

AN1672/D - The ECL Translator Guide
AND8001/D - Odd Number Counters Design


AND8002/D - Marking and Date Codes

AND8020/D - Termination of ECL Logic Devices

AND8066/D - Interfacing with ECLinPS

AND8090/D - AC Characteristics of ECL Devices

#### PACKAGE DIMENSIONS



ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and the registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products or any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free US

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative