# 3.3 V ECL ÷4 Divider

## Description

The MC100LVEL33 is an integrated ÷4 divider. The LVEL is functionally equivalent to the EL33 and works from a 3.3 V supply.

The reset pin is asynchronous and is asserted on the rising edge. Upon power-up, the internal flip-flops will attain a random state; the reset allows for the synchronization of multiple LVEL33's in a system.

The  $V_{BB}$  pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to  $V_{BB}$  as a switching reference voltage.  $V_{BB}$  may also rebias AC coupled inputs. When used, decouple  $V_{BB}$  and  $V_{CC}$  via a 0.01  $\mu F$  capacitor and limit current sourcing or sinking to 0.5 mA. When not used,  $V_{BB}$  should be left open.

## Features

- 630 ps Typical Propagation Delay
- 4.0 GHz Typical Maximum Frequency
- ESD Protection:
  - ♦ > 4 KV Human Body Model
  - ◆ > 200 V Machine Model
- The 100 Series Contains Temperature Compensation
- PECL Mode Operating Range: V<sub>CC</sub> = 3.0 V to 3.8 V with V<sub>EE</sub> = 0 V
- NECL Mode Operating Range: V<sub>CC</sub>= 0 V with V<sub>EE</sub> = -3.0 V to -3.8 V
- Internal Input Pulldown Resistors
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity:
  - ◆ Level 1 for SOIC-8
  - Level 3 for TSSOP-8
  - For Additional Information, see Application Note <u>AND8003/D</u>
- Flammability Rating: UL 94 V-0 @ 0.125 in, Oxygen Index: 28 to 34
- Transistor Count = 130 Devices
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant



# **ON Semiconductor**<sup>®</sup>


www.onsemi.com



SOIC-8 NB D SUFFIX CASE 751-07

TSSOP-8 DT SUFFIX CASE 948R-02





A = Assembly Location

- L = Wafer Lot
- Y = Year
- W = Work Week
- M = Date Code
- = Pb-Free Package

(Note: Microdot may be in either location)

\*For additional marking information, refer to Application Note <u>AND8002/D</u>.

## **ORDERING INFORMATION**

Device	Package	Shipping†
MC100LVEL33DG	SOIC-8 NB (Pb-Free)	98 Units / Tube
MC100LVEL33DR2G	SOIC-8 NB (Pb-Free)	2500Tape & Reel
MC100LVEL33DTG	TSSOP-8 (Pb-Free)	100 Units / Tube
MC100LVEL33DTR2G	TSSOP-8 (Pb-Free)	2500 Tape & Reel

+ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.




Figure 1. Logic Diagram and Pinout Assignment

# Table 1. PIN DESCRIPTION

PIN	FUNCTION
CLK*, CLK**	ECL Differential Clock Inputs
Q, <u>Q</u>	ECL Differential Data ÷4 Outputs
Reset*	ECL Asynch Reset
V <sub>BB</sub>	Reference Voltage Output
V <sub>CC</sub>	Positive Supply
V <sub>EE</sub>	Negative Supply

\* Pins will default LOW when open due to internal 75  $k\Omega$  resistor to  $V_{\mbox{\scriptsize EE}}$ 

\*\* Pins will default to 1/2  $V_{CC}$  when open due to internal resistors: 75 k $\Omega$  to  $V_{EE}$  and 75 k $\Omega$  to  $V_{CC}$ 

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	PECL Mode Power Supply	V <sub>EE</sub> = 0 V		8 to 0	V
$V_{EE}$	NECL Mode Power Supply	V <sub>CC</sub> = 0 V		–8 to 0	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage			6 to 0 6 to 0	V
I <sub>out</sub>	Output Current	Continuous Surge		50 100	mA
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			± 0.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	SOIC-8 NB SOIC-8 NB	190 130	°C/W
$\theta_{JC}$	Thermal Resistance (Junction-to-Case)	Standard Board	SOIC-8 NB	41 to 44 ±5%	°C/W
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	TSSOP-8 TSSOP-8	185 140	°C/W
$\theta_{\text{JC}}$	Thermal Resistance (Junction-to-Case)	Standard Board	TSSOP-8	41 to 44 ±5%	°C/W
T <sub>sol</sub>	Wave Solder (Pb-Free)	< 2 to 3 sec @ 260°C		265	°C

## Table 2. MAXIMUM RATINGS

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

			-40°C		25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		33	37		33	37		35	39	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 2)	2215	2295	2420	2275	2345	2420	2275	2345	2420	mV
V <sub>OL</sub>	Output LOW Voltage (Note 2)-	1470	1605	1745	1490	1595	1680	1490	1595	1680	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	2135		2420	2135		2420	2135		2420	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	1490		1825	1490		1825	1490		1825	mV
$V_{BB}$	Output Voltage Reference	1.92		2.04	1.92		2.04	1.92		2.04	V
VIHCMR	Input HIGH Voltage Common Mode Range (Differential) (Note 3) $V_{PP} < 500 \text{ Mv}$ $V_{PP} \ge 500 \text{ mV}$	1.2 1.4		2.9 2.9	1.1 1.3		2.9 2.9	1.1 1.3		2.9 2.9	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μA
I <sub>IL</sub>	Input LOW Current Other CLK	0.5 -600			0.5 -600			0.5 -600			μΑ

# Table 3. LVPECL DC CHARACTERISTICS (VCC = 3.3 V: VEE = 0.0 V (Note 1))

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary ±0.3 V.
Outputs are terminated through a 50 Ω resistor to V<sub>CC</sub> – 2.0 V.
V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V<sub>PP</sub>min and 1 V.

		-40°C			25°C		85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		33	37		33	37		35	39	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 2)	-1085	-1005	-880	-1025	-955	-880	-1025	-955	-880	mV
V <sub>OL</sub>	Output LOW Voltage (Note 2)	-1830	-1695	-1555	-1810	-1705	-1620	-1810	-1705	-1620	mV
VIH	Input HIGH Voltage (Single-Ended)	-1165		-880	-1165		-880	-1165		-880	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	-1810		-1475	-1810		-1475	-1810		-1475	mV
V <sub>BB</sub>	Output Voltage Reference	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	V
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential) (Note 3) $V_{PP} < 500 \text{ Mv}$ $V_{PP} \ge 500 \text{ mV}$	-2.1 -1.9		-0.4 -0.4	-2.2 -2.0		-0.4 -0.4	-2.2 -2.0		-0.4 -0.4	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μA
Ι <sub>ΙL</sub>	Input LOW Current Other CLK	0.5 -600			0.5 -600			0.5 -600			μA

#### Table 4. LVNECL DC CHARACTERISTICS (V<sub>CC</sub> = 0.0 V; V<sub>EE</sub> = -3.3 V (Note 1))

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary  $\pm$ 0.3 V.

2. Outputs are terminated through a 50  $\Omega$  resistor to  $V_{CC}$  – 2.0 V. 3.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ , max varies 1:1 with  $V_{CC}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between VPPmin and 1 V.

			–40°C		25°C		85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>max</sub>	Maximum Toggle Frequency	3.4			3.8	4.0		3.8			GHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CLK to Q (Diff) CLK to Q (SE) Reset to Q	530 530 500	630 655	730 780 700	570 570 520	670 695	770 820 720	650 650 580	750 775	850 900 780	ps
t <sub>RR</sub>	Reset Recovery	300			300			300			ps
t <sub>skew</sub>	Duty Cycle Skew (Note 2)			20			20			20	ps
t <sub>JITTER</sub>	Cycle-to-Cycle Jitter		0.5	< 1.0		0.5	< 1.0		0.5	< 1.0	ps
V <sub>PP</sub>	Input Voltage Swing (Differential Configuration)	150		1000	150		1000	150		1000	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise / Fall Times Q (20%-80%)	120		320	120		320	120		320	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. V<sub>EE</sub> can vary  $\pm 0.3$  V.

2. Duty cycle skew is the difference between  $T_{PLH}$  and  $T_{PHL}$ .




Figure 1. Timing Diagram





Figure 2. Typical Termination for Output Driver and Device Evaluation (See Application Note <u>AND8020/D</u> – Termination of ECL Logic Devices)

## **Resource Reference of Application Notes**

AN1405/D	-	ECL Clock Distribution Techniques
AN1406/D	-	Designing with PECL (ECL at +5.0 V)
AN1503/D	-	ECLinPS <sup>™</sup> I/O SPiCE Modeling Kit
AN1504/D	-	Metastability and the ECLinPS Family
AN1568/D	-	Interfacing Between LVDS and ECL
AN1672/D	-	The ECL Translator Guide
AND8001/D	-	Odd Number Counters Design
AND8002/D	-	Marking and Date Codes
AND8020/D	-	Termination of ECL Logic Devices
AND8066/D	-	Interfacing with ECLinPS
AND8090/D	-	AC Characteristics of ECL Devices

# PACKAGE DIMENSIONS


SOIC-8 NB **D SUFFIX** CASE 751-07 **ISSUE AK** 



- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

	MILLIN	IETERS	INC	HES		
DIM	MIN	MAX	MIN	MAX		
Α	4.80	5.00	0.189	0.197		
В	3.80	4.00	0.150	0.157		
С	1.35	1.75	0.053	0.069		
D	0.33	0.51	0.013 0.020			
G	1.27	7 BSC	0.050 BSC			
н	0.10	0.25	0.004	0.010		
J	0.19	0.25	0.007	0.010		
Κ	0.40	1.27	0.016	0.050		
М	0 °	8 °	0 °	8 °		
Ν	0.25	0.50	0.010	0.020		
s	5.80	6.20	0.228	0.244		


SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### PACKAGE DIMENSIONS

TSSOP-8 DT SUFFIX CASE 948R-02 **ISSUE A** 



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  - 2. CONTROLLING DIMENSION: MILLIMETER. 3
  - L. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- . DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- 5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 5.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	2.90	3.10	0.114	0.122	
В	2.90	3.10	0.114	0.122	
С	0.80	1.10	0.031	0.043	
D	0.05	0.15	0.002	0.006	
F	0.40	0.70	0.016	0.028	
G	0.65	BSC	0.026	BSC	
Κ	0.25	0.40	0.010	0.016	
L	4.90	BSC	0.193 BSC		
М	0°	6 °	0°	6 °	

#### ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

ON Semiconductor and ware trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative