МС74НСТ04А

Hex Inverter


With LSTTL–Compatible Inputs High–Performance Silicon–Gate CMOS

The MC74HCT04A may be used as a level converter for interfacing TTL or NMOS outputs to High–Speed CMOS inputs. The HCT04A is identical in pinout to the LS04.

Features

- Output Drive Capability: 10 LSTTL Loads
- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1 μA
- In Compliance With the JEDEC Standard No. 7 A Requirements
- Chip Complexity: 48 FETs or 12 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

LOGIC DIAGRAM



Pin 7 = GND



ON Semiconductor®


www.onsemi.com




D SUFFIX CASE 751A

TSSOP-14 DT SUFFIX CASE 948G

PIN ASSIGNMENT



MARKING DIAGRAMS



Y, YY	= Year
W, WW	= Work Week
G or ∎	= Pb-Free Package

(Note: Microdot may be in either location)

FUNCTION TABLE

Inputs	Outputs
А	Y
L	н
н	L

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	–0.5 to V _{CC} + 0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	–0.5 to V _{CC} + 0.5	V
l _{in}	DC Input Current, per Pin	±20	mA
l _{out}	DC Output Current, per Pin	±25	mA
I _{CC}	DC Supply Current, V_{CC} and GND Pins	±50	mA
P _D	Power Dissipation in Still Air SOIC Package† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature Range	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds SOIC or TSSOP Package	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and Vout should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

†Derating: SOIC Package: -7 mW/°C from 65° to 125°C TSSOP Package: -6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)		5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V _{CC}	V
T _A	Operating Temperature Range, All Package Types		+125	°C
t _r , t _f	Input Rise/Fall Time (Figure 1)	0	500	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC CHARACTERISTICS (Voltages Referenced to GND)

			Vcc	Guaranteed Limit			
Symbol	Parameter	Condition	v	–55 to 25°C	≤85°C	≤125°C	Unit
V _{IH}	Minimum High-Level Input Voltage	$V_{out} = 0.1V$ $ I_{out} \le 20\mu A$	4.5 5.5	2.0 2.0	2.0 2.0	2.0 2.0	V
V _{IL}	Maximum Low–Level Input Voltage	$\label{eq:Vout} \begin{split} V_{out} &= V_{CC} - 0.1 V \\ I_{out} &\leq 20 \mu A \end{split}$	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	V
V _{OH}	Minimum High–Level Output Voltage	$V_{in} = V_{IL}$ $ I_{out} \le 20 \mu A$	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	V
		$V_{in} = V_{IL}$ $ I_{out} \le 4.0 \text{m/s}$	4.5	3.98	3.84	3.70	
V _{OL}	Maximum Low–Level Output Voltage	$V_{in} = V_{IH}$ $ I_{out} \le 20\mu A$	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	V
		$V_{in} = V_{IH}$ $ I_{out} \le 4.0 \text{m/s}$	4.5	0.26	0.33	0.40	
l _{in}	Maximum Input Leakage Current	V _{in} = V _{CC} or GND	5.5	±0.1	±1.0	±1.0	μΑ
I _{CC}	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC} \text{ or GND}$ $I_{out} = 0\mu A$	5.5	1	10	40	μΑ
ΔI_{CC}	Additional Quiescent Supply Current	$V_{in} = 2.4V$, Any One Input $V_{in} = V_{CC}$ or GND, Other Inputs		≥ –55°C	25 to	125°C	
	Guirent	$V_{in} = V_{CC} \text{ or GND}, \text{ Other inputs}$ $I_{out} = 0\mu A$	5.5	2.9	2	.4	mA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. Total Supply Current = $I_{CC} + \Sigma \Delta I_{CC}$.


МС74НСТ04А


AC CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, $C_L = 50pF$, Input $t_r = t_f = 6ns$)

		Guaranteed Limit			
Symbol	Parameter	–55 to 25°C	≤85°C	≤125°C	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Input A to Output Y (Figures 1 and 2)	15 17	19 21	22 26	ns
t _{TLH} , t _{THL}	Maximum Output Transition Time, Any Output (Figures 1 and 2)	15	19	22	ns
C _{in}	Maximum Input Capacitance	10	10	10	pF

		Typical @ 25°C, V _{CC} = 5.0 V		1
C _{PD}	Power Dissipation Capacitance (Per Inverter)*	22	pF	

* Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.





*Includes all probe and jig capacitance Figure 2. Test Circuit




Figure 3. Expanded Logic Diagram (1/6 of the Device Shown)

ORDERING INFORMATION


Device	Package	Shipping [†]
MC74HCT04ADG	SOIC-14 NB (Pb-Free)	55 Units / Rail
MC74HCT04ADR2G	SOIC-14 NB (Pb-Free)	2500 / Tape & Reel
MC74HCT04ADTR2G	TSSOP-14 (Pb-Free)	2500 / Tape & Reel
NLV74HCT04ADG*	SOIC-14 NB (Pb-Free)	55 Units / Rail
NLV74HCT04ADR2G*	SOIC-14 NB (Pb-Free)	2500 / Tape & Reel
NLV74HCT04ADTR2G*	TSSOP-14 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.

PACKAGE DIMENSIONS

TSSOP-14 CASE 948G **ISSUE B**



NOTES:

DIES:
DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: MILLIMETER.
DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EVOLUTION OF DOED OF DOING SHALL NOT

EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE

INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE


DAMBAR PROTRUSION A DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 7

7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W–.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC 0.026 BS		BSC
Н	0.50	0.60	0.020	0.024
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
κ	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252	BSC
Μ	0 °	8 °	0 °	8 °


SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MC74HCT04A

PACKAGE DIMENSIONS



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the intervent and the intervent of the pattern of the patter

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative