# Dual D Flip-Flop with Set and Reset with LSTTL Compatible Inputs


## High–Performance Silicon–Gate CMOS

The MC74HCT74A is identical in pinout to the LS74. This device may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.

This device consists of two D flip-flops with individual Set, Reset, and Clock inputs. Information at a D-input is transferred to the corresponding Q output on the next positive going edge of the clock input. Both Q and  $\overline{Q}$  outputs are available from each flip-flop. The Set and Reset inputs are asynchronous.

### Features

- Output Drive Capability: 10 LSTTL Loads
- TTL NMOS Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0 µA
- In Compliance With the JEDEC Standard No. 7.0 A Requirements
- Chip Complexity: 136 FETs or 34 Equivalent Gates
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant



Design Criteria	Value	Units
Internal Gate Count†	34	ea.
Internal Gate Propagation Delay	1.5	ns
Internal Gate Power Dissipation	5.0	μW
Speed Power Product	.0075	рJ

†Equivalent to a two-input NAND gate.



## **ON Semiconductor®**

http://onsemi.com




D SUFFIX CASE 751A

### **PIN ASSIGNMENT**

RESET 1	1•	14	l v <sub>cc</sub>
data 1 🛛	2	13	RESET 2
CLOCK 1	3	12	DATA 2
SET 1 🛛	4	11	CLOCK 2
Q1 [	5	10	] SET 2
Q1 [	6	9	] Q2
GND [	7	8	] <u>Q2</u>

### MARKING DIAGRAM



### **FUNCTION TABLE**

Inputs				Out	puts
Set	Reset	Clock	Data	Q	Q
L	Н	Х	Х	н	L
Н	L	Х	Х	L	Н
L	L	Х	Х	H*	H*
Н	н		н	н	L
Н	н	_	L	L	н
Н	н	L	Х	No Cł	nange
Н	Н	Н	Х	No Cł	nange
н	н	$\sim$	Х	No Cł	nange

\*Both outputs will remain high as long as Set and Reset are low, but the output states are unpredictable if Set and Reset go high simultaneously.

### ORDERING INFORMATION

See detailed ordering and shipping information on page 3 of this data sheet.

### MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V <sub>in</sub>	DC Input Voltage (Referenced to GND)	–0.5 to V <sub>CC</sub> + 0.5	V
Vout	DC Output Voltage (Referenced to GND)	–0.5 to V <sub>CC</sub> + 0.5	V
l <sub>in</sub>	DC Input Current, per Pin	±20	mA
I <sub>out</sub>	DC Output Current, per Pin	±25	mA
I <sub>CC</sub>	DC Supply Current, $V_{CC}$ and GND Pins	±50	mA
PD	Power Dissipation in Still Air SOIC Package†	500	mW
T <sub>stg</sub>	Storage Temperature	– 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$   $V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. †Derating: SOIC Package: –7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Referenced to GND)	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature, All Package Types	-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Figure 1)	0	500	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

### DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Gu	aranteed Li	mit	
Symbol	Parameter	Test Conditions	V <sub>CC</sub> V	–55 to 25°C	≤ 85°C	≤ 125°C	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage	$\begin{aligned} V_{out} &= 0.1 \text{ V or } V_{CC} - 0.1 \text{ V} \\  I_{out}  &\leq 20 \ \mu\text{A} \end{aligned}$	4.5 5.5	2.0 2.0	2.0 2.0	2.0 2.0	V
V <sub>IL</sub>	Maximum Low–Level Input Voltage	$\begin{aligned} V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V} \\  I_{out}  \leq 20 \ \mu\text{A} \end{aligned}$	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	V
V <sub>OH</sub>	Minimum High–Level Output Voltage	V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>out</sub>   ≤ 20 μA	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out}  \le 4.0 \text{ mA}$	4.5	3.98	3.84	3.7	
V <sub>OL</sub>	Maximum Low–Level Output Voltage	V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>out</sub>   ≤ 20 μA	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	V
		V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>out</sub>   ≤ 4.0 mA	4.5	0.26	0.33	0.4	
l <sub>in</sub>	Maximum Input Leakage Current	$V_{in} = V_{CC}$ or GND	5.5	±0.1	± 1.0	± 1.0	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC} \text{ or GND}$ $I_{out} = 0 \ \mu A$	5.5	2.0	20	80	μΑ
$\Delta I_{CC}$	Additional Quiescent Supply Current	$V_{in}$ = 2.4 V, Any One Input $V_{in}$ = V <sub>CC</sub> or GND, Other Inputs		≥ <b>-55°C</b>	25°C	to 125°C	
		$I_{out} = 0 \ \mu A$	5.5	2.9		2.4	mA

### AC ELECTRICAL CHARACTERISTICS (V\_{CC} = 5.0 V $\pm$ 10%, C\_L = 50 pF, Input t\_r = t\_f = 6.0 ns)

		G	Guaranteed Limit		
Symbol	Parameter	–55 to 25°C	≤ 85°C	≤ 125°C	Unit
f <sub>max</sub>	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	30	24	20	MHz
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Clock to Q or Q (Figures 1 and 4)	24	30	36	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Set or Reset to Q or $\overline{Q}$ (Figures 2 and 4)	24	30	36	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Transition Time, Any Output (Figures 1 and 4)	15	19	22	ns
Cin	Maximum Input Capacitance	10	10	10	pF

			Typical @ 25°C, V <sub>CC</sub> = 5.0 V	
C <sub>PD</sub> Power Dissipation Capacitance (Per Enabled Output)* 32	C <sub>PD</sub>	Power Dissipation Capacitance (Per Enabled Output)*	32	pF

1. Used to determine the no–load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .

### TIMING REQUIREMENTS (V\_{CC} = 5.0 V $\pm$ 10%, C\_L = 50 pF, Input t\_f = t\_f = 6.0 ns)


			G		Guaranteed Limit					
				5 to °C	≤ <b>8</b> !	5°C	≤ <b>12</b>	5°C		
Symbol	Parameter	Fig.	Min	Max	Min	Max	Min	Max	Units	
t <sub>su</sub>	Minimum Setup Time, Data to Clock	3	15		19		22		ns	
t <sub>h</sub>	Minimum Hold Time, Clock to Data	3	3		3		3		ns	
t <sub>rec</sub>	Minimum Recovery Time, Set or Reset Inactive to Clock	2	6		8		9		ns	
tw	Minimum Pulse Width, Clock	1	15		19		22		ns	
t <sub>w</sub>	Minimum Pulse Width, Set or Reset	2	15		19		22		ns	
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and Fall Times	1		500		500		500	ns	


#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74HCT74ADG	SOIC-14 NB (Pb-Free)	55 Units / Rail
MC74HCT74ADR2G	SOIC-14 NB (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### SWITCHING WAVEFORMS











Figure 3.



\*Includes all probe and jig capacitance

Figure 5.





Figure 4. Expanded Logic Diagram

#### PACKAGE DIMENSIONS

SOIC-14 NB CASE 751A-03 ISSUE K



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the 🔟 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product series a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC for any such unintended or unauthorized applications, land softicers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative