Low-Voltage CMOS Dual D-Type Flip-Flop

With 5 V-Tolerant Inputs

The MC74LCX74 is a high performance, dual D-type flip-flop with asynchronous clear and set inputs and complementary (O, \overline{O}) outputs. It operates from a 2.3 to 3.6 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V_I specification of 5.5 V allows MC74LCX74 inputs to be safely driven from 5.0 V devices.

The MC74LCX74 consists of 2 edge-triggered flip-flops with individual D-type inputs. The flip-flop will store the state of individual D inputs, that meet the setup and hold time requirements, on the LOW-to-HIGH Clock (CP) transition.

Features

- Designed for 2.3 V to 3.6 V V_{CC} Operation
- 5.0 V Tolerant Inputs Interface Capability With 5.0 V TTL Logic
- LVTTL Compatible
- LVCMOS Compatible
- 24 mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10 μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500 mA
- ESD Performance: Human Body Model >2000 V

• These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant



ON Semiconductor®


http://onsemi.com

		MARKING DIAGRAMS
14	1 SOIC-14 D SUFFIX CASE 751A	⁴ R R R R R R R R LCX74G AWLYWW 1 H H H H H H H
14 1	TSSOP-14 DT SUFFIX CASE 948G	14 8888888 LCX 74 ALYW 1 808888
,	= Year W = Work We	t ek

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.






Figure 2. Logic Diagram

PIN NAMES

Pins	Function
CP1, CP2	Clock Pulse Inputs
D1-D2	Data Inputs
<u>CD</u> 1, <u>CD</u> 2	Direct Clear Inputs
<u>SD</u> 1, <u>SD</u> 2	Direct Set Inputs
On- O n	Outputs

TRUTH TABLE

	Inp	uts		Outputs		
SDn	CDn	CPn	Dn	On	Ōn	Operating Mode
L	Н	х	х	Н	L	Asynchronous Set
н	L	х	х	L	н	Asynchronous Clear
L	L	х	х	н	н	Undetermined
Н	Н	↑	h	Н	L	
н	н	ſ	I	L	Н	Load and Read Register
Н	Н	+	х	NC	NC	Hold

H = High Voltage Level

h = High Voltage Level One Setup Time Prior to the Low-to-High Clock Transition

L = Low Voltage Level

I = Low Voltage Level One Setup Time Prior to the Low-to-High Clock Transition

NC = No Change

X = High or Low Voltage Level and Transitions are Acceptable

↑ = Low-to-High Transition

+ = Not a Low-to-High Transition

For I_{CC} reasons, DO NOT FLOAT Inputs

MAXIMUM RATINGS

Symbol	Parameter	Value	Condition	Units
V _{CC}	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	$-0.5 \le V_{ } \le +7.0$		V
Vo	DC Output Voltage	$-0.5 \leq V_{\rm O} \leq V_{\rm CC} + 0.5$	Output in HIGH or LOW State (Note 1)	V
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA
		+50	V _O > V _{CC}	mA
Ι _Ο	DC Output Source/Sink Current	±50		mA
I _{CC}	DC Supply Current Per Supply Pin	±100		mA
I _{GND}	DC Ground Current Per Ground Pin	±100		mA
T _{STG}	Storage Temperature Range	-65 to +150		°C
MSL	Moisture Sensitivity		Level 1	

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.
I_O absolute maximum rating must be observed.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Туре	Max	Units
V _{CC}	Supply Voltage Operating Data Retention Only	2.0 1.5	2.5, 3.3 2.5, 3.3	3.6 3.6	V
VI	Input Voltage	0		5.5	V
Vo	Output Voltage (HIGH or LOW State)	0		V _{CC}	V
I _{OH}				-24 -12 -8	mA
I _{OL}				+24 +12 +8	mA
T _A	Operating Free-Air Temperature	-40		+85	°C
$\Delta t/\Delta V$	Input Transition Rise or Fall Rate, V _{IN} from 0.8 V to 2.0 V, V _{CC} = 3.0 V	0		10	ns/V

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74LCX74DG	SOIC-14 (Pb-Free)	55 Units / Rail
MC74LCX74DR2G	SOIC-14 (Pb-Free)	2500 Tape & Reel
MC74LCX74DTG	TSSOP-14 (Pb-Free)	96 Units / Rail
MC74LCX74DTR2G	TSSOP-14 (Pb-Free)	2500 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

DC ELECTRICAL CHARACTERISTICS

			T _A = −40°C	to +85°C	
Symbol	Characteristic	Condition	Min	Мах	Units
VIH	HIGH Level Input Voltage (Note 2)	$2.3 \text{ V} \le \text{V}_{\text{CC}} \le 2.7 \text{ V}$	1.7		V
		$2.7 \text{ V} \le \text{V}_{\text{CC}} \le 3.6 \text{ V}$	2.0		
V _{IL}	LOW Level Input Voltage (Note 2)	$2.3 \text{ V} \le \text{V}_{\text{CC}} \le 2.7 \text{ V}$		0.7	V
		$2.7 \text{ V} \le \text{V}_{\text{CC}} \le 3.6 \text{ V}$		0.8	
V _{OH}	HIGH Level Output Voltage	$2.3 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}; \text{ I}_{OH} = -100 \ \mu\text{A}$	V _{CC} – 0.2		V
		$V_{CC} = 2.3 \text{ V}; \text{ I}_{OH} = -8 \text{ mA}$	1.8		
		$V_{CC} = 2.7 \text{ V}; I_{OH} = -12 \text{ mA}$	2.2		
		$V_{CC} = 3.0 \text{ V}; \text{ I}_{OH} = -18 \text{ mA}$	2.4		
		V _{CC} = 3.0 V; I _{OH} = -24 mA	2.2		
V _{OL}	LOW Level Output Voltage	$2.3 \text{ V} \le \text{V}_{\text{CC}} \le 3.6 \text{ V}; \text{ I}_{\text{OL}} = 100 \ \mu\text{A}$		0.2	V
		V _{CC} = 2.3 V; I _{OL} = 8 mA		0.6	
		V _{CC} = 2.7 V; I _{OL} = 12 mA		0.4	
		V _{CC} = 3.0 V; I _{OL} = 16 mA		0.4	
		V _{CC} = 3.0 V; I _{OL} = 24 mA		0.55	
I _{OFF}	Power Off Leakage Current	V_{CC} = 0, V_{IN} = 5.5 V or V_{OUT} = 5.5 V		10	μΑ
I _{IN}	Input Leakage Current	V_{CC} = 3.6 V, V_{IN} = 5.5 V or GND		±5	μΑ
I _{CC}	Quiescent Supply Current	V_{CC} = 3.6 V, V_{IN} = 5.5 V or GND		10	μΑ
ΔI_{CC}	Increase in I _{CC} per Input	$2.3 \le V_{CC} \le 3.6 \text{ V}; \text{ V}_{IH} = V_{CC} - 0.6 \text{ V}$		500	μΑ

2. These values of V_I are used to test DC electrical characteristics only.

AC CHARACTERISTICS (t_R = t_F = 2.5 ns; R_L = 500 Ω)

					Lir	nits			
					T _A = -40°	C to +85°C	;		
			V _{CC} = 3.3	3 V ± 0.3 V	V _{CC} =	= 2.7 V	V _{CC} = 2.5	5 V ± 0.2 V	
			C _L =	50 pF	C _L =	50 pF	C _L =	30 pF	
Symbol	Parameter	Waveform	Min	Max	Min	Max	Min	Max	Units
f _{max}	Clock Pulse Frequency	1	150		150		150		MHz
t _{PLH} t _{PHL}	Propagation Delay CPn to On or On	1	1.5 1.5	7.0 7.0	1.5 1.5	8.0 8.0	1.5 1.5	8.4 8.4	ns
t _{PLH} t _{PHL}	Propagation Delay SDn or CDn to On or On	2	1.5 1.5	7.0 7.0	1.5 1.5	8.0 8.0	1.5 1.5	8.4 8.4	ns
t _s	Setup Time, HIGH or LOW Dn to CPn	1	2.5		2.5		4.0		ns
t _h	Hold Time, HIGH or LOW Dn to CPn	1	1.5		1.5		2.0		ns
t _w	CPn Pulse Width, HIGH or LOW SDn or CDn Pulse Width, LOW	4	3.3 3.3		3.3 3.6		4.0 4.0		ns
t _{rec}	Recovery Time SDn or CDn to CPn	3	2.5		3.0		4.5		ns
t _{OSHL} t _{OSLH}	Output-to-Output Skew (Note 3)			1.0 1.0					ns

 Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}); parameter guaranteed by design.


DYNAMIC SWITCHING CHARACTERISTICS

				Γ _A = +25°C		
Symbol	Characteristic	Condition	Min	Тур	Max	Units
V _{OLP}	Dynamic LOW Peak Voltage (Note 4)			0.8 0.6		V V
V _{OLV}	Dynamic LOW Valley Voltage (Note 4)	$ \begin{array}{l} V_{CC} = 3.3 \text{ V}, \ C_L = 50 \text{ pF}, \ V_{IH} = 3.3 \text{ V}, \ V_{IL} = 0 \text{ V} \\ V_{CC} = 2.5 \text{ V}, \ C_L = 30 \text{ pF}, \ V_{IH} = 2.5 \text{ V}, \ V_{IL} = 0 \text{ V} \end{array} $		-0.8 -0.6		V V


4. Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Units
C _{IN}	Input Capacitance	V_{CC} = 3.3 V, V_{I} = 0 V or V_{CC}	7	pF
C _{OUT}	Output Capacitance	V_{CC} = 3.3 V, V_{I} = 0 V or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	10 MHz, V_{CC} = 3.3 V, V_{I} = 0 V or V_{CC}	25	pF









 t_{R} = t_{F} = 2.5 ns, 10% to 90%; f = 1 MHz; t_{W} = 500 ns

Figure 3. AC Waveforms



WAVEFORM 3 – RECOVERY TIME


 t_R = t_F = 2.5 ns from 10% to 90%; f = 1 MHz; t_w = 500 ns



 $\label{eq:constraint} \begin{array}{l} \textbf{WAVEFORM 4 - PULSE WIDTH} \\ t_R = t_F = 2.5 \text{ ns (or fast as required) from 10% to 90%;} \\ \text{Output requirements: } V_{OL} \leq 0.8 \text{ V, } V_{OH} \geq 2.0 \text{ V} \end{array}$

	Vcc				
Symbol	3.3 V <u>+</u> 0.3 V	2.7 V	2.5 V <u>+</u> 0.2 V		
Vmi	1.5 V	1.5 V	Vcc/2		
Vmo	1.5 V	1.5 V	Vcc/2		

Figure 3.	AC Wav	eforms	(Continued)




 $C_L=50~pF$ at $V_{CC}=3.3\pm0.3~V$ or equivalent (includes jig and probe capacitance) $C_L=30~pF$ at $V_{CC}=2.5\pm0.2~V$ or equivalent (includes jig and probe capacitance) $R_L=~R_1=500~\Omega$ or equivalent

 $R_T = Z_{OUT}$ of pulse generator (typically 50 Ω)

Figure 4. Test Circuit

PACKAGE DIMENSIONS

TSSOP-14 CASE 948G **ISSUE B**



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08

DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.


	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
Н	0.50	0.60	0.020	0.024
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
Κ	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
М	0 °	8 °	0 °	8 °

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative