# **Complementary Silicon Power Plastic Transistors**

These devices are designed for low voltage, low-power, high-gain audio amplifier applications.

### Features

- High DC Current Gain
- Low Collector-Emitter Saturation Voltage
- High Current–Gain Bandwidth Product
- Annular Construction for Low Leakage
- These Devices are Pb-Free and are RoHS Compliant\*

### MAXIMUM RATINGS

| Rating  | Symbol                            | Value        | Unit       |
|---|-----------------------------------|--------------|------------|
| Collector–Emitter Voltage   | V <sub>CEO</sub>                  | 40           | Vdc        |
| Collector-Base Voltage  | V <sub>CB</sub>                   | 25           | Vdc        |
| Emitter–Base Voltage  | V <sub>EB</sub>                   | 8.0          | Vdc        |
| Collector Current – Continuous  | Ι <sub>C</sub>                    | 5.0          | Adc        |
| Collector Current – Peak  | I <sub>CM</sub>                   | 10           | Adc        |
| Base Current  | I <sub>B</sub>                    | 1.0          | Adc        |
| Total Power Dissipation<br>@ T <sub>C</sub> = 25°C<br>Derate above 25°C | P <sub>D</sub>                    | 15<br>0.12   | W<br>mW/°C |
| Total Power Dissipation<br>@ T <sub>C</sub> = 25°C<br>Derate above 25°C | PD                                | 1.5<br>0.012 | W<br>mW/°C |
| Operating and Storage Junction<br>Temperature Range                     | T <sub>J</sub> , T <sub>stg</sub> | -65 to +150  | °C         |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### THERMAL CHARACTERISTICS


| Characteristic                          | Symbol          | Max  | Unit |
|---|-----------------|------|------|
| Thermal Resistance, Junction-to-Case    | $R_{\theta JC}$ | 8.34 | °C/W |
| Thermal Resistance, Junction-to-Ambient | $R_{\thetaJA}$  | 83.4 | °C/W |



## **ON Semiconductor®**


http://onsemi.com

# 5.0 AMPERES POWER TRANSISTORS COMPLEMENTARY SILICON 25 VOLTS, 15 WATTS



## STYLE 1

### MARKING DIAGRAM



 $\begin{array}{ll} Y &= Year \\ WW &= Work Week \\ JE2x0 &= Device Code \\ & x = 0 \ or \ 1 \\ G &= Pb-Free Package \end{array}$ 

### **ORDERING INFORMATION**

| Device   | Package             | Shipping        |
|----------|---------------------|-----------------|
| MJE200G  | TO-225<br>(Pb-Free) | 500 Units / Box |
| MJE210G  | TO-225<br>(Pb-Free) | 500 Units / Box |
| MJE210TG | TO-225<br>(Pb-Free) | 500 Units / Box |

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

| Characteristic   | Symbol                | Min            | Мах                | Unit         |
|--|-----------------------|----------------|--------------------|--------------|
| OFF CHARACTERISTICS  |                       |                |                    | •            |
| Collector–Emitter Sustaining Voltage (Note 1)<br>( $I_C = 10 \text{ mAdc}, I_B = 0$ )  | V <sub>CEO(sus)</sub> | 25             | -                  | Vdc          |
| Collector Cutoff Current<br>( $V_{CB} = 40 \text{ Vdc}, I_E = 0$ )<br>( $V_{CB} = 40 \text{ Vdc}, I_E = 0, T_J = 125^{\circ}C$ )   | I <sub>CBO</sub>      |                | 100<br>100         | nAdc<br>μAdc |
| Emitter Cutoff Current<br>(V <sub>BE</sub> = 8.0 Vdc, I <sub>C</sub> = 0)  | I <sub>EBO</sub>      | -              | 100                | nAdc         |
| ON CHARACTERISTICS   |                       |                |                    |              |
| DC Current Gain (Note 1)<br>( $I_C = 500 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc}$ )<br>( $I_C = 2.0 \text{ Adc}, V_{CE} = 1.0 \text{ Vdc}$ )<br>( $I_C = 5.0 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$ )                       | h <sub>FE</sub>       | 70<br>45<br>10 | -<br>180<br>-      | _            |
| Collector–Emitter Saturation Voltage (Note 1)<br>( $I_C = 500 \text{ mAdc}$ , $I_B = 50 \text{ mAdc}$ )<br>( $I_C = 2.0 \text{ Adc}$ , $I_B = 200 \text{ mAdc}$ )<br>( $I_C = 5.0 \text{ Adc}$ , $I_B = 1.0 \text{ Adc}$ ) | V <sub>CE(sat)</sub>  | -<br>-<br>-    | 0.3<br>0.75<br>1.8 | Vdc          |
| Base–Emitter Saturation Voltage (Note 1)<br>(I <sub>C</sub> = 5.0 Adc, I <sub>B</sub> = 1.0 Adc)   | V <sub>BE(sat)</sub>  | _              | 2.5                | Vdc          |
| Base-Emitter On Voltage (Note 1)<br>(I <sub>C</sub> = 2.0 Adc, V <sub>CE</sub> = 1.0 Vdc)  | V <sub>BE(on)</sub>   | _              | 1.6                | Vdc          |
| DYNAMIC CHARACTERISTICS  |                       |                | •                  |              |
| Current–Gain – Bandwidth Product (Note 2)<br>( $I_C = 100 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}, f_{test} = 10 \text{ MHz}$ )  | fT                    | 65             | -                  | MHz          |
| Output Capacitance<br>(V <sub>CB</sub> = 10 Vdc, I <sub>E</sub> = 0, f = 0.1 MHz)<br>MJE200G<br>MJE210G  | C <sub>ob</sub>       |                | 80<br>120          | pF           |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics for the listed test conditions. 1. Pulse Test: Pulse Width = 300  $\mu$ s, Duty Cycle  $\approx$  2.0%. 2.  $f_T = |h_{fe}| \bullet_{fest}$ .





Figure 1. Power Derating






Figure 4. Thermal Response





Figure 5. Active Region Safe Operating Area

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C-V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_{J(pk)} = 150^{\circ}C$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \le 150^{\circ}C$ .  $T_{J(pk)}$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.






Figure 9. "On" Voltage

2.0 3.0

5.0

0

0.05 0.07 0.1

V<sub>CE(sat)</sub> @ I<sub>C</sub>/I<sub>B</sub> = 10

0.2 0.3

0.5 0.7

IC, COLLECTOR CURRENT (AMP)

1.0

2.0 3.0 5.0

V<sub>CE(sat)</sub> @ I<sub>C</sub>/I<sub>B</sub> = 10

0.2 0.3

0.5 0.7 1.0

I<sub>C</sub>, COLLECTOR CURRENT (AMP)

0

0.05 0.07 0.1





Figure 10. Temperature Coefficients


### PACKAGE DIMENSIONS



TO-225 CASE 77-09 ISSUE AC

FRONT VIEW

BACK VIEW



NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

2. CONTROLLING DIMENSION: MILLIMETERS. 3. NUMBER AND SHAPE OF LUGS OPTIONAL.

|                            | MILLIMETERS |       |
|----------------------------|-------------|-------|
| DIM                        | MIN         | MAX   |
| Α                          | 2.40        | 3.00  |
| A1                         | 1.00        | 1.50  |
| b                          | 0.60        | 0.90  |
| b2                         | 0.51        | 0.88  |
| C                          | 0.39        | 0.63  |
| D                          | 10.60       | 11.10 |
| E                          | 7.40        | 7.80  |
| e                          | 2.04        | 2.54  |
| L                          | 14.50       | 16.63 |
| L1                         | 1.27        | 2.54  |
| Р                          | 2.90        | 3.30  |
| Q                          | 3.80        | 4.20  |
| STYLE 1:<br>PIN 1. EMITTER |             |       |
| 2., 4. COLLECTOR           |             |       |
| 3. BASE                    |             |       |

**ON Semiconductor** and **UD** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC products are not designed, intended, or authorized for use as components insystems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death massociated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable co

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada ON Semiconductor Website: www.onsemi.com

Europe, Middle East and Africa Technical Support: Order Literature: http://www.onsemi.com/orderlit

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

For additional information, please contact your local Sales Representative